

SEMICONDUCTOR MEMORY INTERFACING

→ Semiconductor memories are two types. They are RAM and ROM.

→ Semiconductor RAM's is of broadly two types.

* Static RAM

* Dynamic RAM

→ For example 4KB of memory is there, for addressing 4KB of memory 12 address lines are required.

→ In general to address a memory location out of 'N' memory locations, we will require atleast 'n' bits of address i.e n address lines where $n = \log_2 N$.

→ If out of 'N' locations only 'P' memory locations are to be interfaced, then the least significant P address lines out of available 'n' address lines can be directly connected from μP to memory chip & remaining (n-p) higher order address lines may be used for address decoding. The o/p of decoding ckt is connected with the \overline{cs} pin of memory chip.

The General procedure of static memory

Interfacing with 8086:-

1) Arrange the available memory chips so as to obtain 16 bit data bus width. The upper 8 bit bank is called "odd addressing memory

bank" & the lower 8 bit bank is called "even address memory bank"

2) Connect the available memory address lines of memory chips with microprocessor & also connect the memory \overline{RD} , \overline{WR} pins to the corresponding processor control signals. Connect the 16 bit data bus of memory bank with that of the microprocessor 8086.

3) The remaining address lines of the microprocessor, \overline{BHE} and A_0 are used for decoding the required chip select signals for the odd & even memory banks. The \overline{CS} of the memory is derived from the output of decoding circuit.

Interface two 4Kx8 EPROMs & two 4Kx8 RAM chips with 8086. Select suitable maps.

Total 8K bytes of EPROM need 13 address lines $A_0 - A_{12}$ & the address lines $A_{13} - A_{19}$ are used for decoding to generate the chip select \overline{BHE} goes low when a transfer is at odd address (or) higher byte of data is to be accessed

Let us assume that the latched address \overline{BHE} & demultiplexed data lines are readily available for interfacing.


Address	A_{19}	A_{18}	A_{17}	A_{16}	A_{15}	A_{14}	A_{13}	A_{12}	A_{11}	A_{10}	A_9	A_8	A_7	A_6	A_5	A_4	A_3	A_2	A_1	A_0
FFFFFH	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	EPROM										8k									
FE000H	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
FDFFFH	1	1	1	1	1	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1
	RAM										8k									
FC000H	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0

→ The memory system in this example contains in total four 4kx8 memory chips. The two 4kx8 chips of RAM & ROM are arranged in parallel to obtain 16 bit data bus.


→ If A_0 is 0 the address is even & is in RAM, then the lower RAM chip is selected indicating 8 bit transfer at an even address.

→ If A_0 is 1, the address is odd & is in RAM the \overline{BHE} goes low, the upper RAM chip is selected, indicating 8 bit transfer at an odd address.


→ If selected addresses are RAM, the respective ROM chips are selected. If at a time A_0 & \overline{BHE} are '0', both RAM or ROM chips are selected i.e the data transfer is of 16 bits.



For EPROM:-



For RAM:-



DMA

→ In the applications where the CPU is to transfer bulk data, it may waste a lot of time in just transferring the data from source to destination using program controlled data transfer.

→ The alternate way of transferring the bulk data is the direct memory access (DMA) technique. In which data is transferred under the control of DMA controller, after it is properly initialised by the CPU.

→ A DMA controller is designed to complete the bulk data transfer much faster than the CPU.

DMA controller 8257:-

→ DMA mode of data transfer is the fastest among all the modes of data transfer. In this mode, the device may transfer data directly to/from memory without any interference from CPU. The device requests the CPU (through DMA controller) to hold its data, address and control bus. So that the device may transfer data directly to/from memory. The DMA data transfer is initiated only after receiving HLDA signal from the CPU. For facilitating DMA type of data transfer b/w several devices a DMA controller may be used.

→ Intel 8257 is a four channel DMA controller designed to be interfaced with three

→ The 8257 on the behalf of the devices a requests the CPU for bus access using $\overline{\text{pin}}_{\text{HOLD}}$ in minimum mode. In $\overline{\text{pin}}_{\text{max}}$ mode of microprocessor $\overline{\text{pin}}_{\text{RQ}}/\overline{\text{pin}}_{\text{GT}}$ is used to request the bus access.

→ On receiving the $\overline{\text{pin}}_{\text{HOLD}}$ signal (in min mode) or $\overline{\text{pin}}_{\text{RQ}}/\overline{\text{pin}}_{\text{GT}}$ signal (in $\overline{\text{pin}}_{\text{max}}$ mode) from CPU, the requesting device gets the access of bus & after completing of data transfer, then over the control of the bus back to the CPU.

Pin diagram of 8257:-

$\overline{\text{pin}}_{\text{IOR}}$	1	40	A7
$\overline{\text{pin}}_{\text{IOW}}$	2	39	A6
$\overline{\text{pin}}_{\text{MEMR}}$	3	38	A5
$\overline{\text{pin}}_{\text{MEMW}}$	4	37	A4
MARK	5	36	Tc
READY	6	35	A3
HLDA	7	34	A2
ADSTB	8	33	A1
AEN	9	32	A0
ARQ	10	31	Vcc
$\overline{\text{pin}}_{\text{CS}}$	11	30	D0
CLK	12	29	D1
RESET	13	28	D2
$\overline{\text{pin}}_{\text{DACK2}}$	14	27	D3
$\overline{\text{pin}}_{\text{DACK3}}$	15	26	D4
DRQ3	16	25	$\overline{\text{pin}}_{\text{DACK0}}$
DRQ2	17	24	$\overline{\text{pin}}_{\text{DACK1}}$
---	18	23	D5

DRQ₀ - DRQ₃:

These are the four individual channel DMA request pins, by the peripheral devices for requesting DMA services. The DRQ₀ is the highest priority while DRQ₃ has the lowest one, if the fixed priority mode is selected.

DACK₀ - DACK₃:

These are the active low DMA acknowledge pins which inform the requesting peripheral that the request has been accepted & bus is relinquished (give up) by the CPU. These lines may act as strobe lines for the requesting devices.

D₀ - D₇:

These are bidirectional data lines used to interface the system bus with the internal data bus of 8257. These lines carry command words to 8257 & status words from 8257 slave mode i.e. under control of CPU.

When 8257 is the bus master (master mode i.e. not under CPU control) it uses D₀ - D₇ lines to send higher byte of generate address to the latch. The address is transferred over D₀ - D₇ during the first clock cycle of DMA cycle. During the rest of period data is available on the data bus.

IOR:

This is an active low bidirectional tristate i/p line in slave mode. In slave mode, this i/p signal is used by the CPU to read the internal register of 8257.

This line acts as o/p in master mode. In master mode this signal is used to read the data from peripheral during a memory write cycle.

IOW:

This is an active low bidirectional tristate i/p lines in slave mode, used to load the contents of data bus to the 8 bit mode register (or) upper/lower byte of 16 bit DMA address register (or) terminal count register.

In master mode, it is a control output that loads the data to a peripheral during DMA memory read cycle.

CLK:

This is a clock frequency i/p required to derive the basic system timings for internal operation of 8257.

Reset:

This active high asynchronous i/p disables all the DMA channels by clearing the mode register & tristates all the control lines.

A₀-A₃: There are four least significant address lines. In slave mode they act as i/p which select one of the register to be read or written.

In master mode, they are four least significant memory address o/p lines generated by 8257.

A₄-A₇: This is the higher nibble of the lower byte address generated by 8257 during master mode of DMA operation.

\overline{CS} : This is an active-low chip select line that enables the read/write operations from 8257 in slave mode.

In master mode, it is automatically disabled to prevent the chip from getting selected while performing the DMA operation.

Ready: This is used in interfacing slower peripherals. This ask signal from slow peripherals. If it is high, indicates that peripherals are ready for data transfer.

HRQ: The hold request o/p, request access of system bus.

HLDA: The CPU derives this i/p to DMA controller, while granting the bus to the device. This i/p if high indicates to DMA controller that bus

MEMR: This active low memory read o/p is used to read data from addressed memory locations during DMA read cycles.

MEMW: This active low three state o/p is used to write the data to address memory location during DMA write operation.

ADSTRB: This o/p line from 8257 strobes higher byte of memory address generated by DMA controller into latches.

AEN: This o/p is used to disable system data bus & control bus driven by CPU. This is also may be used to transfer higher byte of generated address over the data bus.

If the 8257 is I/O mapped, this should be used to disable the other I/O devices when DMA controller address is on address bus.

TC: Terminal count o/p indicates to the currently selected peripheral that the present DMA cycle is the last for the previously programmed data block. If the TC stop bit in mode set register is set, the selected channel will be disabled at the end of DMA cycle.

MARK: The modulo 128 mark o/p indicates to

cycle is the 128th cycle since the previous MARK 0/p. The mark will be activated after each 128 cycles (or) integral multiples.

VCC: This is a +5V supply pin acquired for the operation of circuits.

GND: This is a return line for μ supply.

Internal Architecture of 8257

The chip supports four DMA channels i.e. four peripheral devices can independently request for DMA data transfer through these channels at a time.

The DMA controller have 8 bit internal data buffer, a read/write unit, a control unit, priority resolving unit along with set of registers.

Register organization of 8257: The 8257 performs the DMA operation over four independent DMA channels. Each of four channels of 8257 has a pair of two 16 bit registers. These are DMA address registers terminal count register. Also there are two common registers for all channels namely mode set register & status register. The CPU selects one these ten registers using address lines $A_0 - A_3$.

DMA address Registers: Each DMA channel has one DMA address register. The function of this register is to store the address of starting memory location, which will be accessed by DMA channel. Thus the starting address of memory block which will be accessed by device is first loaded in DMA register of channel.

Terminal count register: This register is used to cease (or) stops the data transfer through DMA channel after required no. of DMA cycles.

The low order 14 bits of terminal count register are initialized with binary equivalent of no. of required DMA cycles minus one. After each DMA cycle, the TC register count will be decremented by one & finally it becomes zero after the required no. of DMA cycles are over.

The bits 14 & 15 of this register indicates the type of DMA operation. If the device wants to write data into memory, the DMA operation is called DMA write operation. Bit 14 of register in this case is set to one & bit 15 will be set to zero.

Mode set Register:

The function of the mode set register

is to enable the DMA channels individually & also to set the various modes of operations. DMA channel should not be enabled till the DMA address register or TC register contain valid information.

Mode set register is normally programmed by the CPU after initializing the DMA address register & TC register.


These bits $D_0 - D_3$ enable one of the four DMA channels of 8257. For ex: if D_0 is 1 channel 0 is enabled. If D_4 is set rotating priority is enabled, otherwise it is normal i.e. fixed priority is enabled.

If TC stop bit is set, the selected channel is disabled after TC condition is reached & it further prevents any DMA cycle on channel. To enable channel again, this must be reprogrammed. If TC stop bit is zero, the channel is not disabled even after the count reg reaches zero & further requests are allowed on same channel.


The auto load bit, if set, enables channel 2 for block chaining operations, without immediate software intervention b/w two blocks. When one block is transferred

using DMA, channel 2 registers are reloaded with corresponding channel 3 registers for the next block transfer, if update flag is set.

The extended write bit is set, extends duration of \overline{MEMW} & \overline{IOW} signals by activating them earlier. This is useful in interfacing peripherals with different access times.



Status Register:



The lower order 4 bit of this register contains Tc status for the four individual

set, it indicates that the specific channel has reached the T_c condition. These bits remain set till either the status is needed by CPU or the 8257 is reset.

If update flag is set, the contents of channel 3 reg are reloaded to corresponding reg. of channel 2, whenever channel 2 reaches the T_c condition, after transferring the one block, next block is to be transferred using autoloading feature of 8257.


Databus buffer, Read/write logic, control unit, priority resolver:

The 8-bit bidirectional data bus buffer interfaces the internal bus of 8257 with the external system bus under control of control signals.

In slave mode, the read/write logic accepts the I/O Read & I/O write signals, decodes the A_0-A_3 lines. I/O read signal is used to read the content of selected reg. & I/O write signal is used to load contents on data bus to the addressed internal reg. In master mode, the read/write logic generates, \overline{IOR} & \overline{IOW} signals used to read selected peripheral & load into selected peripheral respectively.

The control logic controls the sequence of operations so generates required control signals like \overline{AEN} , \overline{ADSTB} , \overline{MEMR} , \overline{MEMW} , \overline{TC} , \overline{MARK} along with address lines A_4-A_7 in master mode.


The priority resolver, resolves priority of four DMA channels depending upon whether normal priority or rotating priority is programmed.




Data Transfer methods of DMA

1. Single byte transfer method.
2. Block data transfer method.
3. Demand (or) Burst transfer method.


① Single byte transfer method:



② Block data transfer




Demand Data Transfer



(P) Interfacing of 8257 with 8086, so that Ch0 DMA address register as an IO add. 80H and mode set register as IO add. 88H. Initialize the 8257 with the normal priority with TC stop and non extended write, Auto load is not required. The transfer is to take place channel zero. Write a ALP to move 2KB of data from peripheral to memory address 2000:5000H with the above initialization.

sol. 1. DMA address register contents are 5000H. (starting memory location)

2. TC register contents: 47FFH.




Binary equivalent of $2^k - 1 =$

$$2^{14} - 1 = \underline{11111111111111}$$

$$\begin{array}{r} 2^{14} = 100000000000 \\ \underline{-1} \\ 2^{14} - 1 = 111111111111 \end{array}$$

→ 2KB data is to be transferred so that 2K DMA cycles are required. Hence TC first 14 bits are filled with the Binary equivalent of $2^k - 1$. Last two bits are DMA type bits. Here it is write operation. Hence 14th & 15th bits are 01.

3. Mode set register contents = 41H.



Then IO addresses of

- DMA address register = 80H
- TC register = 81H
- Mode set register = 88H.

$\left\{ \begin{array}{l} A_3 A_2 A_1 A_0 \text{ of Ch0} \\ \text{DMA add. reg} = 0000 \\ \text{TC reg} = 0001 \\ \text{Mode set reg} = 1000. \end{array} \right.$

Data segment

```

DMAL equ 00H
DMAH equ 50H
TCL equ FFH
TCH equ 47H
MSR equ 41H
Data ends
    
```

Assume CS: code, DS: data


Code segment

```

Start: mov AX, data
      mov DS, AX
      mov AL, DMAL
      out 80H, AL
      mov AL, DMAH
      out 80H, AL
      mov AL, TCL
      out 81H, AL
      mov AL, TCH
      out 81H, AL
      mov AL, MSR
      out 88H, AL
    
```

INT 3H
Code ends
end start.

Interfacing Diagram



Interrupt cycle of 8086:-

→ There are two types of interrupts. These are external interrupts and internal interrupts.

→ In external interrupt, an external device or a single interrupts the processor from outside or in other words the interrupt is generated outside the processor for ex: Keyboard interrupt.

→ The internal interrupt, it is generated internally by the processor or by the execution of an interrupt instruction.

The example of this interrupt are divide by zero interrupt, overflow interrupt, interrupts due to INT instructions.

→ Suppose an external device interrupts the CPU at the interrupt pin, other NMI or INTR of 8086, while the CPU is executing an instruction of a program. The CPU first completes the execution of the current instruction. The IP is then incremented to point to the next instruction. The CPU then ask the requesting device on its \overline{INTA} pin immediately if it is NMI, TRAP or divide by zero interrupt. If it is INTR, the CPU checks the IF flag. If flag is set, the interrupt request is acknowledged using the \overline{INTA} pin. If the IF is not set, the interrupt request is ignored.

→ After interrupt is acknowledged, CPU computes the vector address from the type of interrupt, that may be passed to the interrupt structure of CPU internally or externally.

→ The contents of IP, CS are pushed

to the stack. The contents of IP & CS now point to the address of the next instruction of the main program from which the execution is to be continued after executing the ISR.

→ The control is transferred to interrupt service routine for serving the interrupting device. The new address of ISR is found from the interrupt vector table. The execution of ISR starts. If further interrupts are to be responded during the time the first interrupt is being serviced; the IF should again be set to 1.

→ If interrupt flag is not set to 1, the subsequent interrupt signals will not be acknowledged by processor, till the current one is completed. The programmable interrupt controller is used for managing such multiple interrupts based on their priorities.

→ At the end of the ISR the last instruction should be IRET. When the CPU executes IRET, contents of flags, IP & CS which were saved previously are now retrieved to the respective registers. The execution continues from this address (received by IP & CS) onwards.

→ Every external & internal interrupt is assigned with a type (N), that is either implicit (in case of NMI, TRAP, divide by zero) or specified in the instruction $INT N$ (in case of internal interrupts). In case of external interrupts, the

type is passed to the processor by an external hardware like PIC.

→ In the zeroth segment of physical address space i.e. CS:0000, INTEL has reserved 1024 locations for storing the interrupt vector table. The 8086 supports a total of 256 types of interrupts i.e. from 00 to FFH. Each interrupt requires 4 bytes, [2 bytes by IP & 2 for CS of its ISR]. Thus a total of 1024 bytes are required for 256 interrupt types. Hence interrupt vector table starts at location 0000:0000 & ends at 0000:03FFH

<u>Interrupt type</u>	<u>content (16 bit)</u>	<u>Address</u>	<u>comments</u>
type 0	ISR IP	0000:0000	Reserved for divide by zero interrupt
	ISR CS	0000:0002	
type 1	ISR IP	0000:0004	Reserved for single step interrupt
	ISR CS	0000:0006	
type 2	ISR IP	0000:0008	Reserved for NMI
	ISR CS	0000:000A	
type 3	ISR IP	0000:000C	Reserved for INT single byte instruction
	ISR CS	0000:000E	
type 4	ISR IP	0000:0010	Reserved for INTO instruction
	ISR CS	0000:0012	
	,	!	
	,	!	
type N	ISR IP	0000:004N	Reserved for two byte instruction INT type.
	ISR CS	0000:00(4N+2)	
	,		
type FFH	ISR IP	0000:03FE	
	ISR CS	0000:03FF	

Non maskable interrupt:-

The processor has a NMI i/p pin, that has the highest priority among external interrupts

TRAP is an external interrupt having

except divide by zero exception.

When NMI is activated, the current instruction being executed is completed & then the NMI is served. In case of string type instructions, this interrupt will be served only after complete string has been manipulated.

Maskable Interrupt (INTR): -

The processor also provides pin INTR, that has lowest priority as compared to NMI. Further priorities, within the INTR types are decided by the type of INTR signal, that is to be passed to the processor via data bus by some external device like PIC. The INTR signal is level triggered & can be masked by resetting the interrupt flag.

If IF is reset, the processor will not serve any interrupt appearing at the pin. If the IF is set, processor is ready to respond to any INTR interrupt. Once the processor responds to an INTR signal, the IF automatically resets.

Transfer of control during exception of an interrupt

Service routine: -

Assume CS:code, DS:data


data segment

⋮

data ends


code segment

⋮



ISR09 → interrupt service routine for type 09.

Transfer a control for nested interrupt:-




Programmable interrupt controller (8259A):-

In multiple interrupt systems, processor will have to take care of priorities for the interrupts, simultaneously occurring at the interrupt request pin. To overcome this difficulty, we require a PIC which is able to handle the multiple interrupts at a time. This controller takes care of number of simultaneously appearing interrupt requests along with their types & priorities. This will retrieve the processor from all these tasks.

8259 was designed to operate only with the 8 bit processor like 8085. A modified version 8259A was later introduced that is used to operate with 8 bit as well as 16 bit processors.

Architecture & signal descriptions of 8059A:-



Interrupt request register (IRR):-

IRR stores all the interrupt requests in it in order to serve them one by one on the priority basis.

In Service Register (ISR):-

This stores all the interrupt requests those are being served i.e. ISR keeps a track of requests being served.

Priority resolver:- This unit determines priorities of interrupt requests appearing simultaneously. The highest priority is selected & stored into corresponding bit of ISR during \overline{INTA} pulse.

The IR0 has highest priority while IR7 has lowest one, normally in fixed priority mode. The priorities however may be altered by programming.

Interrupt mask register: - This stores the bits required to mask the interrupt inputs. IMR operates on IRR at direction of priority resolver.
Control logic: - This block manages the interrupt & interrupt ack signals to be sent to the CPU for serving one of the eight interrupt requests.

This also accepts the interrupt ack signal from CPU that causes 8259A releases the vector address on data bus.

Data bus buffer: - This buffer interfaces internal 8259A bus to the microprocessor system bus. Control words, status & vector information pass through data buffer during read/write operations.

Read/write control logic: - This ckt accepts & decodes commands from CPU & allows transferring of status of 8259A on to the data bus.

Cascade buffer/comparator: - This block stores and compares ID's of all the 8259A's used in system. The three pins CASO-2 are 01ps when the 8259A used as master & pins acts as 1/p's. when the 8259A is in slave mode. The 8259A sends the ID of interruption slave device on data bus in master mode.

In slave mode, it will send its pre-programmed vector address on the data bus.

Pin diagram of 8259A:-

\overline{CS}	1	8259A	28	VCC
\overline{WR}	2		27	A0
\overline{RD}	3		26	\overline{INTA}
D7	4		25	IR7
D6	5		24	IR6
D5	6	8259A	23	IR5
D4	7		22	IR4
D3	8		21	IR3
D2	9		20	IR2
D1	10		19	IR1
D0	11		18	IR0
CAS0	12		17	\overline{INT}
CAS1	13		16	$\overline{SP/EN}$
GND	14		15	CASQ

Interrupt sequence in an 8086 system:-

1) One or more IR lines are raised high that set corresponding IRR bits.

2) 8259A resolves priority & sends an INT signal to CPU.


3) The CPU ack with \overline{INTA} pulse.

4) Then highest priority ISR bit is set & the corresponding IRR bit is reset. The 8259A does not drive data bus during this period.

5) 8086 will initiate second \overline{INTA} pulse. During this period of 8259A releases.

6) This completes interrupt cycle. The ISR bit is reset at the end of second \overline{INTA} pulse if automatic end of interrupt mode is programmed [EOI]. Otherwise ISR bit remains set until an appropriate EOI command is issued at the end of interrupt sub routine.

Interrupt ack sequence of 8086:-



Command words of 8259A:-

Command words are classified into two groups.

- (1) initialization command word (ICW₁) &
- 2) operation command words (OCW₁)


1. Initialization command words (ICW₁):-

Before it starts functioning, 8259A must be initialized by writing 2 to 4 command words into respective command word registers. These are called as initialization command words (ICW₁).

If $A_0=0$ & $D_4=1$, control word is recognized as ICW₁. It contains the control bits for edge/level triggered mode, single/cascade mode, call address interval & whether ICW₄ is required or not etc.

If $A_0=1$, the control word is recognized as ICW₂. The ICW₂ stores the details regarding interrupt vector address.


The initialization sequence of 8259A described



Once ICW1 is loaded, following initialization procedure is carried out internally.

- 1) The edge sense circuit is reset.
- 2) IMR is cleared.
- 3) IR7 pin is assigned to lowest priority.
- 4) Slave mode address is set to 7.
- 5) Special mask mode is cleared.
- 6) If IC4=0, all functions of ICW4 are set to '0'.


ICW1



A7-A5 of interrupt vector address for 8085 only

1 = level triggered
0 = edge triggered

1 = ICW4 is needed
0 = ICW4 is not needed
1 = single
0 = cascade
call address interval
1 = interval of 4 bytes




T7-T3 are A4-A0 of interrupt vector address
 A10-A8 selected acc to interrupt request level.


Note:- ICW1 & ICW2 are compulsory command word in initialization sequence of 8259A while ICW3 & ICW4 are optional.

When cascading is used, ICW3 is used. The single bit in ICW1 indicates whether 8259A is in cascade mode or not.

In master mode the 8 bit slave register will be set bitwise to '1' for each slave in the system.




$S_n = 1$, IR_n I/P has or slave
 $= 0$, IR_n I/P doesnot have a slave



In slave mode bits D2 to D1, identify the slave i.e 000 to 111 for slave 1 to slave 8

$D_7, D_6, D_5 = 000-111$ for slave 1 to slave 8

ICW4:- The use of command word depends on IC4 bit of ICW1. If IC4=1, ICW4 is used, otherwise it is neglected.



SFNM → special fully nested mode is selected if SFNM=1

BUF:- =1 the buffered mode is selected, In the

Specific rotation $\begin{bmatrix} 1 & 1 & 1 \\ 1 & 1 & 0 \end{bmatrix}$ rotate on specific EOI command
 set priority command (Here L_2-L_0 are used)
 0 1 0 No operation.


Thus three bits L_2, L_1, L_0 in OCW_2 determine the interrupt level to be selected for operation if SL bit is active

L_2	L_1	L_0	IR.No
0	0	0	0
0	0	1	1
	⋮		
1	1	1	7

In OCW_3 , if the ESMM bit (enable special mask mode) is set to 1, SMM bit is enabled to select or mask the special mask mode. When ESMM bit is 0, the SMM is neglected.

If $ESMM=1$ & $SMM=0$ the 8259A will return to normal mask mode

OCW3:-



1 = poll command
 0 = no poll command


Poll command:-

In polled mode of operation, the INT o/p of 8259A is neglected, though it normally functions, by not connecting INT o/p or by masking INT i/p of up

Note:- Using L_2, L_1, L_0 by the bottom priority level can be selected. The selected level...

the other priorities. If IR5 is selected as bottom priority, then IR5 will have lowest priority & IR4 will have the next highest priority. Thus IR6 has highest priority

8259A in cascade mode:-



There is no slave hence ICW3 is given below

A ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	0	0	0	0	0	0	0	0

= 001H

ICW4:-

A ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	0	0	0	0	0	0	0	1

= 01H

OCW1:-

A ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	0	1	0	0	0	0	0	0

= 40H

OCW2:-

A ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
	1	1	1	0	0	1	0	0

= E4H

specific EOI command
with rotating priority

bottom priority
level set at IR4

OCW3:-

for reading IRR:-

A ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	0	1	1	0	1	0	1	0

Read IRR

OCW₃ = 6AH

for reading ISR:-

A ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
	0	1	1	0	1	0	1	1

Read ISR

code segment

assume cs:code

```


start: mov AL, 1FH
      mov DX, 0740H
      out DX, AL
      mov DX, 0720H
      mov AL, 83H
      out DX, AL
      mov AL, 01H
      out DX, AL
      mov AL, 40
      out DX, AL
      mov AL, 0EH
      mov DX, 0742H
      out DX, AL
      mov AL, 6AH
      out DX, AL
      in AL, DX
      mov AL, 6BH
      out DX, AL
      in AL, DX
      mov BL, AL
      int 21H

```

set 8259A is single, level triggered mode with call address of interval of 4
select the vector address 0010H for IR3H
ICW₄ for 8086 system, normal EOI, non buffered, SFNM masked
write ocw3 for reading IRR & store in BH
write ocw3 to read IBR & store in AL

code ends

end start



Serial Communication

Explain serial data Transfer Schemes.

The data within the microcomputer is transferred in parallel, as it is the fastest way to transfer. In parallel data transfer n lines are required to transfer ' n ' bits at a time. While in the case of long distance communication, parallel data transfer is not suitable. It becomes a costliest way. So serial data transfer is preferred.

In serial data communication only one bit can be sent at a time. Hence it needs only one transmission path. As serial data transfer sends only one bit at a time, it is somewhat slower but cheaper in the case of long distance communication.


Another advantage of serial data transfer is, it imposes less overhead compared to parallel data transfer.

Types of serial data transfer

There are two types of serial data transfer.

- (1) Synchronous serial data transfer (2) Asynchronous serial data transfer

(1) Synchronous serial data transfer:



If the operating frequency of transmitter & receiver is exactly same ($F_T = F_R$), then it is called synchronous serial data transfer.

If there is slight difference in frequency then there will be error in data transmission.

Ex: Data transfer b/w processor & CRT terminal, keyboard, printer.

(2) Asynchronous serial data transfer:

In this type of data transmission there is slight difference in the frequency of transmitter & receiver which can be adjusted by using stop bits after each char. is transferred.


Ex: Data transfer b/w processor and modem, audio cassettes.

Depending upon the direction of the data transfer serial data transfer is divided into three types.

- (1) Simplex data transfer
- (2) Half Duplex data transfer
- (3) Full Duplex data transfer.

① Simplex data transfer


If the data can be transferred only in one direction from transmitter to receiver is called simplex data transfer



Ex: Data transfer from CPU to printer.

② Half Duplex Data transfer


If the data can be transferred in both the directions but there is only one transmission line. Such type of data transfer is called half duplex data transfer



Ex: wireless system (or) walkie talkie

③ Full Duplex Data transfer

If the data can be transferred in both the directions simultaneously, so there are two different transmission lines.



Ex: Telephone.

Serial data transfer

- Serial data communication is usually opted in digital data communication because the cabling required for transmission & reception is less.
- In parallel communication a word (or) byte is transferred simultaneously. So number of transfers requires no. of parallel wires.
- Cost for serial communication is less compared to parallel communication.
- Serial communication is usually used for long communication & parallel communication is for short distance communication.
- Transmission problems are less in serial communication.
- Parallel communication is used only within CPU. But serial communication is used by most of the transmitters such as UART, USART, etc.


→ Diff. b/w synchronous & asynchronous serial data transmission


Synchronous

- ① If there is a slight difference in freq. then there will be error in data transmission.
- ② This type of data transfer is used when the processor & IO devices match the speed.
- ③ In this, whether the IO devices is ready for data transfer or not is not checked.
- ④ Here IO devices are always ready.
- ⑤ It is faster.
- ⑥ It detects the errors in received data.
- ⑦ It is used for data transfer b/w processor &

Asynchronous

- ① In this type of data transfer if there is a slight difference in freq. of transmitter & receiver it can be adjusted by using the stop bits after each char. is transferred.
- ② This type of data transfer is used when the processor & IO device don't match in speed.
- ③ Here it is checked by the CPU before transferring data.
- ④ Here IO devices are not always ready.
- ⑤ It is slower.
- ⑥ There is no detection.
- ⑦ It is used for data transfer b/w processor & modem, audio cassetts.






\overline{DSR} - Data Set Ready
 \overline{DTR} - Data Terminal Ready
 \overline{CTS} - Clear to Send
 \overline{RTS} - Request to Send

- The Data Bus Buffer Interfaces the internal bus of the ckt with System Data bus.
- The read write Control logic unit Controls the operation of the peripheral depending upon the operations ~~control~~ initiated by the CPU.
- The modem Control unit handles the modem handshake signals to - Coordinate the communication b/w the modem & the USART.
- The transmit Control unit transmits the data byte received by the data buffer from the CPU for further Serial communication. This decides the transmission rate which is controlled by the TXC input frequency. This unit also derives two transmitter status signals namely TXRDY, TXEMPTY.
- The transmit Buffer is parallel to Serial Converter that receives a parallel byte for conversion into a serial signal.
- The receive Control unit decides the ^{receiver} freq, as controlled by the \overline{RXC} I/P frequency. This unit generates receiver ready (RXRDY) signal that may be used by the CPU for handshaking.

Receiver & Transmitter Block diagram



Serial data transmission standards & their specifications

Serial data transmission standards are

- (1) RS 232C (2) RS 422 (3) RS-485

RS 232C

Used in serial data communication, its application is peripheral connectivity for PCs.

It is used to transfer the data in a range upto 50 feet.

Maximum data rate 20 Kbps.

It has Drivers = 1

Receivers = 1

Max. loaded driver
o/p voltage levels = $\pm 5V$.

Driver load impedance = 3 to 7K

Receiver i/p impedance = 3 to 7K.

RS 422

It is specially designed to overcome the distance & speed limitations of RS 232C & it accommodates multiple receivers.

Max. cable length = 4000 feet.

Drivers = 1

Receivers = 10

Max. data rate = 10 Mbps down to 100 Kbps

o/p voltage level = $\pm 2V$.

Driver load impedance = 100 Ω

Receiver i/p impedance = 4K.

RS-485

It has same distance coverage & speed as RS 422. But it allows multiple drivers on the same bus.

Max. cable length = 4000 feet

Drivers = 32

Receivers = 32


max. data rate = 10 Mbps down to 100 Kbps

o/p voltage levels = $\pm 1.5V$

Driver load impedance = 54 Ω

Receiver i/p impedance = 12K.

Architecture of 8051



Accumulator (ACC): The ACC (or) A acts as an operand register. This is either be implicit or specified in the instruction. The ACC register address is allotted in the on-chip special function register bank.

B Register: It is used to store one of the operands for multiply & divide instructions.