


# Architecture of 8051



Accumulator (ACC): The ACC (01) it acts as an operand register. This is either be implicit or specified in the instruction. The ACC register address is allotted in the on-chip special function register bank.

B Register: It is used to store one of the operands for multiply & divide ~~operations~~ instructions.

program status word: This set of flags contains the status

information & is considered as one of the SFR.

Stacks pointer: This register contains 8 bit stack top address.

The stacks may be defined anywhere in the on-chip 128 bytes RAM. After Reset, the SP register is initialized to 07.

DPTR: This 16-bit Register contains a higher byte (DPH) & the lower byte (DPL) of a 16-bit ~~off~~ external data RAM address. It is accessed as a 16-bit register or two 8-bit registers as specified above.

Port 0 to 3 latches & drivers: These four latches & driver pairs are ~~also~~ allotted to each of the four on-chip I/O ports. These latches have been allotted address in the SFR bank. Using allotted address user can communicate with these ports. These are P0, P1, P2, P3.

Timer Register: ~~There are~~ There are two timer registers T0, T1. These two are 16-bit registers. These can be accessed as two 8 bit registers.

Control registers: The special function registers IP, IE, TMOD, TCON, SCON, & PCON contain control & status information for the interrupts, timers/counters & serial port.

Timing & Control Unit: This unit derives all the necessary timing & control signals required for the internal operation of the circuit. It also derives control signals required for controlling the external system bus.

Oscillator: This circuit generates the basic timing clock signal for the operation of the circuit using crystal oscillator.

Instruction register: This register decodes the opcode of an instruction to be executed & gives the information to the timing & control unit to generate the necessary signals for the execution of the instruction.

ALU: The arithmetic and logic unit performs 8-bit arithmetic and logical operations over the operands held by the temporary registers TMP1 & TMP2. Users can not access these temporary registers.

pin diagram of 8051

P1.0	1	8	VCC
P1.1	2	0	P0.0 (AD0)
P1.2	3	5	P0.1 (AD1)
P1.3	4	1	P0.2 (AD2)
P1.4	5		P0.3 (AD3)
P1.5	6		P0.4 (AD4)
P1.6	7		P0.5 (AD5)
P1.7	8		P0.6 (AD6)
Reset	9		P0.7 (AD7)
RXD P3.0	10		31 EA/VPP
TXD P3.1	11		30 ALE/Porg
INT0 P3.2	12		29 PSEN
INT1 P3.3	13		28 P2.7 (AD7)
RD P3.4	14		27 P2.6 (AD6)
WR P3.5	15		26 P2.5 (AD5)
P3.6	16		25 P2.4 (AD4)
P3.7	17		24 P2.3 (AD3)
XTAG1	18		23 P2.2 (AD2)
XTAG2	19		22 P2.1 (AD1)
VSS	20		21 P2.0 (AD0)

# Register set of 8051

Registers of 8051.

A, B, PSW, P0, P1, P2, P3, SP, IE, JCON, SCON,

DPH, DPL, TMOD, TH0, TLO, TH1, TLI, SBUF, PCON.

- And also <sup>4</sup> banks <sup>of</sup> ~~4~~ <sup>for</sup> general purpose registers

Bank 0 → R0-R7

Bank 1 R0-R7


Bank 2 R0-R7

Bank 3 R0-R7

- General purpose reg. are stored in the <sup>on-chip</sup> RAM. Starting 32 bytes are reserved for this (0000 to 001FH).

- Addresses of the remaining registers are available in the second function Bank.

PSW : (Program status word)




RS1	RS0	Reg. Bank	Address
0	0	Bank 0	00-07H
0	1	Bank 1	08-0FH
1	0	Bank 2	10H-17H
1	1	Bank 3	18H-1FH

OV - overflow flag

P - parity flag

## TMOD Format




Gate: When TRX (in TCON) is set & Gate = 1, Timer/Counter will run only while INTX pin is high, when Gate = 0, Timer/Counter will run only while TRX = 1.

C/T → Timer/Counter selector.  
It is ~~to~~ zero select the timer operation other wise Counter.

<del>M<sub>1</sub></del>	M <sub>1</sub>	M <sub>0</sub>	operation
	0	0	Mode 0, 13 bit Timer
	0	1	Mode 1, 16 bit Timer/Counter
	1	0	Mode 2, 8 bit auto Reload Timer
	1	1	Mode 3. (Timer 0) TLO is an 8 bit Timer/Counter controlled by the Timer 0 control bits, THO is an 8 bit timer & controlled by Timer 1 control bits.
	1	1	Mode 3 - (Timer 1) Timer/Counter 1 Stopped.

## TCON Format




TF1 → This is set by H/w when Timer/Counter 1 overflows & is cleared by H/w as processor vectors to the interrupt service routine.


TR1 → This is set/cleared by S/w to run Timer/Counter 1 ON/OFF.

IE1 → This is set by H/w when external interrupt edge is detected & is cleared by H/w when the interrupt is processed.


# Memory organization



## ROM



## RAM (128 bytes)



## Internal RAM

1. First 32 bytes from address 00H to 1FH are reserved for 4 banks of 32 general purpose registers.
2. Next 16 bytes that is from 20H to 2FH is bit addressable memory. An addressable bit may be specified by its bit address of 00H to 7FH. For Ex., the bit address 4FH is also a bit of 7 of the byte address 29H. Addressable bits are useful when the prog. need only remember a binary event. (Switch ON (or) light OFF. etc).

# Interrupts 8051

8051 five sources of interrupts.

<u>Interrupt Source</u>	<u>Priority</u>
IE0 - External (INT0)	Highest
IE1 (Timer 0)	↓ ↓ ↓ ↓ ↓
IE2 (External INT1)	
TF1 (Timer 1)	
RI = EI (Serial port)	
	Lowest

## Interrupt Enable Register

EA	ET2	ES	ET1	EX1	ET0	EX0
----	-----	----	-----	-----	-----	-----

- If EA=0, no interrupt will be acknowledged.
- EA=1, each interrupt source is enabled or disabled by setting (or) clearing its enable bit.
- ET2. <sup>This enables</sup> Timer 2 overflow (or) [8052]
- ES - This enables (or) disables the serial port interrupt.
- ET1 - This enables (or) disables Timer 1 overflow interrupt.

## Interrupt Priority Register

-	-	PT2	PS	PT1	PX1	PT0	PX0
---	---	-----	----	-----	-----	-----	-----

- PT2 - This defines the Timer 2 interrupt priority level.
- PS - This defines the serial port interrupt priority level.
- PT1/PT0 → This defines the Timer 1/Timer 0 interrupt priority level.
- PX1/PX0 - This defines the INT1/INT0 priority level.

## Addressing Modes:

- ① Direct addressing mode
- ② Indirect addressing mode
- ③ Register addressing mode
- ④ Register specific (Register implicit addressing mode)
- ⑤ Immediate addressing mode
- ⑥ Indexed addressing mode

### ① Direct addressing Mode:

In this addressing mode, the 8 bit address of an operand are specified ~~is~~ is specified directly in the instruction.

EX Mov R0, 80H.

### ② Indirect addressing mode:

In this mode, the 8 bit address of an operand is stored in register. & the register, instead of 8 bit address, is specified in the instruction.

ADD A, @R0.

③ Register Addressing mode: Specify the operand by means of any register.

EX : Mov A, R0.

Mov A, R1.

### ④ Immediate Addressing mode:

Specify the data directly in the instructions.

EX Mov A, #50H.



## Instruction set

### External data Move Instruction :

$\text{MOVX } A, @R_p$  ; copy of the contents of the external address in  $R_p$  to  $A$

$\text{MOVX } @DPTR, A$  ; Copy data  $A$  to the 16 bit external address in  $DPTR$ .

$\text{MOVX } @RO, A$  ; copy data from  $A$  to the 8 bit address in  $RO$ .

### Code memory Read only data moves

$\text{MOVC } A, @A+DPTR$  ; copy the code byte from address found by adding of  $A$  &  $DPTR$  to  $A$ .

$\text{MOVC } A, @A+PC$  ; Copy the code byte <sup>from</sup> address found by adding of  $A$  and the  $PC$  to  $A$ .

### Push & Pop instructions:-

$\text{push add}$  ; Increment  $SP$  ; copy the data in <sup>address</sup>  $add$  to the internal RAM address contained in  $SP$ .

$\text{pop add}$  ; copy the data from the internal RAM address contained in  $SP$  to  $add$  ; decrement the  $SP$ .

### Data exchanges :

$\text{XCH } A, R_n$  ; Exchange the data bytes b/w reg  $R_n$  and  $A$ .

$\text{XCH } A, \text{add}$  ; Exchange the data bytes b/w  $\text{add}$  and  $A$ .

$\text{XCHD } A, @R_p$  ; Exchange the lower nibble in  $A$  & the  $\text{add}$ . in  $R_p$ .

### Byte level Logical Operations :

$\text{ANL } A, \#n$  ; AND each bit of  $A$  with the same bit of immediate number  $n$  ; & put the result in  $A$ .

$\text{ORL } A, \#n$  ; OR each bit of  $A$  with the same bit of immediate number  $n$  ; & put the result in  $A$ .

$\text{XRL } A, \#n$  ; XOR each bit of  $A$  with the same bit of immediate number  $n$  ; & put the result in  $A$ .

CLRA ; clear each bit of the A register to 0.  
CPL A ; complement each bit of A ; every 1 becomes a 0 ; &  
each 0 becomes a 1.

### Bit level logical operations.

ANLC, b ; AND C and the addressed bit ; put the result in C.  
ANL C, /b AND C and the complement of the addressed bit. &  
put the result in C & the addressed bit is not altered.  
ORC, b OR C and the addressed bit ; put the result in C.  
CLR b Clear the addressed bit to 0.  
MOV C, b : ~~to~~ copy the addressed bit to the C flag.  
SETB C Set the C flag to 1.  
SETB b Set the addressed bit to 1.

### Rotate and Swap operation Instructions.

RLA ; Rotate A register one bit position to the left.  
RLC A Rotate the Register & the carry flag as ninth bit, one bit position to the left.  
RRA ; Rotate A register one bit position to the right.  
RRC A ; Rotate A register ~~to~~ Carry flag as ninth bit, one bit position to right i.e. bit A0 to C, C to A7, A7 to A6, A6 to A5 etc.  
SWAP A ; Interchange the nibble of register A.  
i.e. put the higher nibble in the low nibble position &  
the lower nibble in the high nibble position.

## Arithmetic Instructions.

ADD A, #n ; Add A & the immediate number n; put the sum in A.

SUBB A, #n ; Subtract immediate value from A and the result is stored into A.

MUL AB ; Multiply A by B - put the low order byte of the result in A & put the high order byte in B.

DIV AB ; Divide ~~by~~ A by B ; put the integer part <sup>Quotient</sup> into A & ~~the~~ integer part of remainder into B.

INC A ; Add 1 to the A reg.

DEC A ; Subtract '1' to the A reg.

DA A ; Adjust the sum of two packed BCD numbers found in A register; leave the adjusted number in A.

## Jump Instructions

JC radd ; Jump <sup>to</sup> relative address if the carry is set to 1.

JB b, radd ; Jump to relative address if the addressable bit is set to 1.

JNB b, radd ; " " if the addressable bit is reset.

JBC b, radd ; " " if the addressable bit is set & clear the addressable bit to 0.

CJNE A, add, radd ; compare the contents of A reg with the contents of the direct address; if they are not equal, then jump to the relative address. Set the carry flag 1 if A is less than the contents of the direct address.

CJNE A, #n, radd.


DJNE Rn, add ; Decrement the reg. Rn by 1 & Jump to the relative address if the result is not zero. No. flags are effected.

# Differences between Microprocessors & Microcontrollers.

Micro processors	Micro Controllers
① Micro processors does not have on chip memory, timers, I/O ports.	① Micro Controllers has on chip memory, timers & I/O ports.
② It has one (or) two bit handling instructions	② It has more number of bit handling instructions.
③ Access time for memory & I/O is more.	③ Access time is less.
④ It requires more hardware	④ It requires less H/w.
⑤ More flexible	⑤ <del>More</del> Less flexible.
⑥ Less Number of <del>bit</del> pins are multiplexed.	⑥ More No. of pins are multiplexed.

# Key Board Entering. With 8051

(7)



```

Mov P2, # FFH
GoS Mov P1, # 00H
    MOV A, P2
    ANL A, # 0FH
    CJNE A, # 0FH, Go
    ACALL Delay
Go2: MOV P1, # 00H
    MOV A, P2
    ANL A, # 0FH
    CJNE A, # 0FH Go1
    SJMP Go2
Go1: ACALL Delay
    MOV P1, # 1111 110B (FEH)
    MOV A, P2
    ANL A, # 0FH
    CJNE A, # 0FH, Row-0
    MOV P1, # 1111 1101 B
    MOV A, P2
    ANL A, # 0FH
    CJNE A, # 0FH, Row-1
    MOV P1, # 1111 1011 B
    MOV A, P2
    ANL A, # 0FH
    CJNE A, # 0FH, Row-2
    MOV P1, # 1111 1011 B
    MOV A, P2
    ANL A, # 0FH
    CJNE A, # 0FH, Row-3
    MOV DPTA, # Kcode0
    SJMP Find
Row-1: MOV DPTA, # Kcode1
    SJMP Find
Row-2: MOV DPTA, # Kcode2
    SJMP Find
Row-3: MOV DPTA, # Kcode3
    SJMP Find
Find: RRC A
    JNC Bit
    INC DPTA
    SJMP Find
Bit: CLR A
    MOV A, @A + DPTA
    MOV P0, A
    SJMP Go
    
```

```

MOV P1, # 1111 0111 B
MOV A, P2
ANL A, # 0FH
CJNE A, # 0FH, Row-3
LJMP Go2,
Row-0: MOV DPTA, # Kcode0
    SJMP Find
Row-1: MOV DPTA, # Kcode1
    SJMP Find
Row-2: MOV DPTA, # Kcode2
    SJMP Find
Row-3: MOV DPTA, # Kcode3
    SJMP Find
Find: RRC A
    JNC Bit
    INC DPTA
    SJMP Find
Bit: CLR A
    MOV A, @A + DPTA
    MOV P0, A
    SJMP Go
    
```

ORG: 0000H


```

Kcode0: DB '0', '1', '2', '3'
Kcode1: DB '4', '5', '6', '7'
Kcode2: DB '8', '9', 'A', 'B'
Kcode3: DB 'C', 'D', 'E', 'F'
    
```

END.

Delay: MOV R1, # FFH

# Memory Interfacing of 8051



# Interfacing

If  $RS=0$ ; Command register is selected, allowing the user to send a Command such as clear display, cursor at home.

$RS=1$ , data reg. is selected, allowing the user to send data to be displayed on the LCD.

$R/W=0$  → write the information to the LCD.

$R/W=1$  → Read the information from it.

$E$  = Enable the LCD.

$D_0-D_7$  → Used to send the information to the LCD (or) read the contents of the LCD's internal reg.

## LCD Command Codes

01 → clear display screen.

02 → Return home.

04 - shift cursor to left

06 - shift cursor to Right.

05 - shift display right

07 - shift display left.

08 - display off, cursor off

0A - display off, cursor on

0C - display on, cursor off

0E - display on, cursor blinking

0F - display on, cursor blinks

10 - shift cursor position to left

14 - shift cursor position to RT

18 - shift entire display to left


1C - shift entire display to RT

80 - force cursor to beginning of 1<sup>st</sup> line

C0 - force " " 2<sup>nd</sup> line

39 - 2 lines & 5x7 matrix.

## Interfacing diagram



ORG 0000H

```

MOV A, #38H ; Initialize LCD & lines, 5x7 matrix.
ACALL command COMMAND ; Call command subroutine.
ACALL delay.
MOV A, #0EH ; Display on, cursor on.
ACALL command
ACALL delay.
MOV A, #01 ; clear LCD
ACALL command
ACALL delay
MOV A, #06H ; shift cursor right.
ACALL command
ACALL delay.
MOV A, #80H ; cursor at line 1, pos 1
ACALL command
ACALL delay.
MOV A, #'H' ; Display letter H.
ACALL Display
ACALL delay
MOV A, #'E' ;
ACALL Display
ACALL delay.

```

again; SJMP again.

Command:

```

MOV P1, A ; Copy reg A to port A
CLR P2-0 ; RS=0, for command.
CLR P2-1 ; R/W=0, for write
SETB P2-2 ; E=1 for high pulse
ACALL delay
CLR P2-2 ; E=0, for H-to-L pulse.
RET.

```

Display:

```

MOV P1, A ; Copy reg A to port A
SETB P2-0 ; RS=1, for data
CLR P2-1 ; R/W=0 for write.
SETB P2-2 ; E=1
ACALL delay
CLR P2-2 ; E=0 for H-to-L pulse.
RET.

```

```

Delay: MOV R3, #150
loop1: MOV R4, #200
loop: DJNZ R4, loop
      DJNZ R3, loop1

```



# Serial Data Communication

SCON is used to control the data communication & SBUF is used to hold the data, PCON controls the data rates.

The serial data flags in SCON, TI & RI are set when ever a data byte is transmitted (TI) or received (RI).

## Data Transmission:

Transmission of serial data bits begins any time data is written to SBUF. TI is set to 1 when the data is transmitted & signifies that SBUF is empty & that another data byte can be sent.

## Data Reception:

Reception of serial data will begin if the receive enable bit (REN) bit in SCON is set to 1 for all modes. In addition, for mode 0 only RI must be cleared to 0. Receiver Interrupt flag (RI) is set after data has been received in all modes.

## SCON Register Format

SM0	SM1	SM2	REN	TBS	RBS	TI	RI
-----	-----	-----	-----	-----	-----	----	----

SM0	SM1	mode	Description	Baud Rate
0	0	0	Shift register	oscillator/12
0	1	1	8-bit UART	variable
1	0	2	9 bit UART	$f/32$ (or) $f/64$
1	1	3	9 bit UART	variable.

SM2 → This enables the multiprocessor communication feature in mode 2 & 3.

In mode 2 (or) 3, if SM2 = 1 & then RI will not be activated, if the received 9<sup>th</sup> bit (RBS) is 0.

In mode 1, if SM2 = 1, then RI will not be activated, if a valid stop bit was not received.

In mode 0, SM2 is should be 0.

REN - 1: Receiving Enabled  
= 0; Receiving disabled.

TBS - This selects  $q^{\text{th}}$  bit that will be transmitted in modes 2 & 3.

RBS - This is  $q^{\text{th}}$  data bit that was received in mode 2 & 3.

TI  $\rightarrow$  Transmit Interrupt flag - this is set by H/w at the end of the  $8^{\text{th}}$  bit time in mode 0 (or) at the beginning of the stop bit in other modes. This is must be cleared by S/w.

RI - Receive Interrupt flag - this is set by H/w at the end of the  $8^{\text{th}}$  bit time in mode 0 (or) Half way through the stop bit time in other modes excepting the case where SM2 is set. This must be cleared by S/w.

### PCON

SMOD	-	-	-	GFI	GFO	PD	IDL
------	---	---	---	-----	-----	----	-----

SMOD = ~~0~~ 1 = Double baud rate is selected for timer 1 in mode 1, 2, 3  
SMOD = 0 = Same baud rate. of timer 1.

GFI & GFO  $\rightarrow$  General purpose user defined flags.

PD = 1  $\rightarrow$  power down mode is selected


IDL = 1  $\rightarrow$  Idle mode is selected.

### Serial Data transmission modes

Mode 0: Shift Register mode:


Setting bits SM0, SM1 in SCON is 00 configures SBUF to receive or transmit 8 bits using Pin RXD for both functions. Pin TXD is connected to the internal shift frequency pulse source to supply the pulses to external circuits.

When transmitting, data is shifted out of RXD, the data changes on the falling edge (or) one clock pulse after the raising edge of the O/P TXD shift clock.



### Mode 1 (Standard UART)

SBUF becomes 10 bit full duplex receiver/transmitter that may receive & transmit data at the same time.



### Mode 1 Baud rates:

Timer 1 is used in timer mode 2, then Baud rate


$$f_{\text{Baud}} = \frac{2^{\text{SMOD}}}{32d} \times \frac{\text{oscillator frequency}}{12d [256d - (TH1)]}$$

If timer 1 is not run in timer mode 2, then Baud rate is

$$f_{\text{Baud}} = \frac{2^{\text{SMOD}}}{32d} \times (\text{Timer 1 overflow frequency}).$$

### Serial Data Mode 2: Multiprocessor mode.

Similar to mode 1, except 11 bits are transmitted; a start bit, 9 data bits, one stop bit. The 9<sup>th</sup> data bit is copied from bit TB8 in SCON during transmit & stored in bit RB8 of SCON when data is received.



$$f_{\text{Baud}} = \frac{2^{\text{SMOD}}}{32d} \times \text{oscillator frequency}.$$

### Mode 3 :

Mode 3 is identical to mode 2, except that the baud rate is determined exactly as in mode 1 using timer 1.

### Timers & Counters :


~~explain~~ ~~how~~ ~~it~~

Counter may be programmed to count the internal clock pulses as a timer (or) programmed to count external pulses as a counter.

When used as a timer, clock pulses are sourced from the oscillator through the divide by 12 circuit, when used as a counter pin  $T_0$  supplies pulses to counter 0 & pin  $T_1$  supplies pulses to counter 1.


Then explain TCON & TMOD registers. These are ~~also~~ explained in the previous topic.

### Logic diagram of Timer/Counter






### Timer Modes

#### Mode 0 :



#### Mode 1





IO ports :

IO ports

Port 0 (P0.0 to P0.7) (P00 to P0.7)

Port 0 is an 8-bit bidirectional bit addressable IO port. This has been allotted an address in the SFR address range. Port 0 act as multiplexed address/data lines during external memory access.

Port 1 (P1.0 to P1.7) :

Port 1 act as a 8-bit bidirectional bit addressable <sup>IO</sup> port. This has been allotted an address in SFR address range.

Port 2 (P2.0 to P2.7) :

Port 2 acts a 8-bit bidirectional bit addressable IO port. During the external memory access, port 2 emits higher eight bits of address lines which are valid if  $ALE=1$ ,  $\overline{EA}=0$ .

Port 3 (P3.0 to P3.7) : Port 3 is an 8-bit bidirectional bit addressable IO port. The port 3 pins also serve the alternate functions.

- P3.0 → Acts as Serial i/p data pin (RXD)
- P3.1 → Acts as Serial o/p data pin (TXD)
- P3.2 → Acts as External interrupt pin 0 ( $\overline{INT_0}$ )
- P3.3 → Acts as " " " 1 ( $\overline{INT_1}$ )
- P3.4 → Acts as External i/p to timer 0 (T0)

P3.6 - Acts as write control signal for external data memory ( $\overline{WE}$ )

P3.7 → Acts as read control signal for external data ~~mem~~ memory ( $\overline{RD}$ ).

(1) Assigning interrupt priorities.

```
MOV IE, #8CH ; Enable EX1 & ET1
SETB PT1 ; Timer 1 interrupt has high priority.
```

(2) Initializing Timer 1 in mode 1

```
MOV TMOD, #01H ; Timer 1 mode 1.
SETB TR1 ; start timer 1.
CLR TR1 ; stop timer 1
$: SJMP $
```

(3) Program to initialize timer 1 in mode 1

```
MOV SP, #54
MOV TMOD, #00010000B ; Timer 1 in mode 1
SETB ET1 ; Enable the timer 1 interrupt
SETB TR1 ; start timer 1
SETB EA ; Enable all interrupt access.
$: SJMP $
```

Note: The above prog. will start timer 1 and when it overflows timer 1 interrupt is generated, which will cause the PC to jump to vector location 000BH.

(4) Initializing timer 0 in mode 2.

```
MOV TMOD, #00000010B;
MOV TH0, #33H
MOV TL0, #33H.
SETB TR0
$: SJMP $
```

(5) prog. to generate 2kHz square waves on P1.0 of port 1 using timer 0 autoreload mode

```
MOV SP, #54H
MOV TMOD, #00000010B ; timer 0 mode 2
MOV TH0, #06H
MOV TL0, #06H
SETB TR0 ; start timer 0
Loop: JB TFO, Compli
      SJMP Loop
Compli: CPL P1.0 ; Toggle bit P1.0
      SJMP Loop
```

```

ORG 0000H
AJMP start
ORG 000BH
AJMP INT_TFO
start: MOV SP, #54H
      SETB ETO
      SETB EA
      MOV TMOD, 00000010
      MOV TH0, #06H
      MOV TLO, #06H
      SETB TRO
here: SJMP here
INT_TFO: CPL PI0
      RETI
      END

```

⑦ write 8051 program to receive a serial byte through RXD

```

ORG 0000H
MOV SCON, #01010000
MOV TMOD, #00100000
MOV TH1, #230d (1200 Baudrate)
SETB TRI
CLR RI
here: JNB RI, here
      MOV A, SBUF
      END

```

### Transmission

```

ORG 0000H
MOV SCON, #01000000B
MOV TMOD, #00100000
MOV TH1, #230d
SETB TRI
MOV MOV SBUF, #56H
here: JNB TI, here
      CLR TI.

```

⑧ write 8051 program as example interrupt call to routine, timer 0 is used in mode 0 to overflow & set the timer 0 interrupt flag. when interrupt is generated, the program vectors to the interrupt routine, resets the timer 0 interrupt flag, stops the timer & returns.

```

MOV TMOD, #00H.
CLR TFO.
MOV IE, #82H
SETB TRO.

wait: SJMP wait

ORG 000BH
MOV EA, #00H
CLR TRO
RETI

```

⑨ what is the use of mode 0 of serial communication in 8051. write a program to transmit a data 45H in mode 0.

```

ORG 0000H
MOV SCON, #00H
MOV SBUF, #45H.

Again: JNB TI, Again
      CLR TI.

```