**R13** Code No: 114AF JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD B.Tech II Year II Semester Examinations, October/November - 2016 DIGITAL DESIGN USING VERILOG HDL (Electronics and Communication Engineering) Time: 3 Hours... Max. Marks: 75 **Note:** This question paper contains two parts A and B. Part A is compulsory which carries 25 marks. Answer all questions in Part A. Part B consists of 5 Units. Answer any one full question from each unit. Each question carries 10 marks and may have a, b, c as sub questions. PART - A (25 Marks) Define Keywords and Identifiers. 1.a) [2] Define parameters and memory operators. [3] b) Define strengths and content resolution. c) [2] : d) What is continuous assignment structure? [3] e) Explain assignments with delays. [2] Draw a simulation flow chart. f) [3] g) Explain the operation of PMOS switch. [2] h) Explain basic transistor switches. [3] i) Explain capacitive model. [2] ... j) What is sequential circuit testing? [3]... PART - B (50 Marks)

b)

Explain stratified event queue.

2. Explain with examples about: a) Display tasks b) Strobe tasks c) Monitor tasks. [3+3+4]OR ··· 3.a) Using example, explain about concurrent and procedural statement with syntaxes. b) Explain the components of a Verilog module with block diagram. 4.a) Write a Verilog code for tri-state devices. Explain clocked RS filp-flop Verilog module and test bench..... .b.)  $.[5\pm 5]$ OR 5.a) Design a Verilog module of a 4-bit bus switcher at the data flow level. Explain about operator priority with examples. b) [5+5]6.a)Explain blocking and non-blocking statement with examples. ::::b) Write Verilog code using case statement for any one example. OR .... \*\*\*\* 7.a)Explain event construct in a module.

[5+5]

5479 6 5 7 5 7 770 6 6 8 5	8.a)	Design Verilog mo	odule for CMOS	filp-flop.			100 ( 100 ) 100 ( 100 )
	b) 9.a)	Explain about mod  Explain overriding	ule paths.	OR		[5+5]	
	b) 10.a)	Design Verilog mo	odule using path of the control of t	mory storage mo	odels? Explain in	[5+5] detail.	A Did Const.
	b)	How the memory i example.	nitialization carr	ied out in Verilo  OR	g? Explain with t	the help of an [5+5]	
\$ 000 \$ 000	1 1:a) b)	With the help of ar Write a test bench	n example explain for moore detect	n about the reset or to control the	ting sequence of delay.	controller	SAN YAPI
			0	oOoo			
		BR		TOTAL STATE	**************************************		*** A *** * * * * * * * * * * * * * * *
4 / ·					\$44 SAMA	0 V V V V V V V V V V V V V V V V V V V	ene sene
2 1.	**************************************			3			Care Provided
							, , , , , , , , , , , , , , , , , , ,
			*,,,*	₹ <sub>69</sub> ¢° ≱°°,	*******	Sant C S	Took & To
	KOO EYEN BOOKER	410 ARRY 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1			\$		*** **** *** *** *** ***
200 y	30 300 0 7 300 2 7 4 4		\$ 10 \$ 10 \$ 10 \$ 10 \$ 10 \$ 10 \$ 10 \$ 10		2000 3000 2000 3000 2000 3000	) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1	5 0 X X X X Y Y X X X X X X X X X X X X X
							(3) 97°C (3) 0 0 0 (4) 0 0 0 (4) 0 0 0 (5) 0 0 0 (6) 0 0 0 (7) 0 0 0 (7) 0 0 0 (8) 0 0