R16

[7+3]

Code No: 135AY

b)

C=1.1Nf.

JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD B. Tech III Year I Semester Examinations, May/June - 2019

LINEAR AND DIGITAL IC APPLICATIONS (Common to ECE, EIE) Max. Marks: 75 Time: 3 hours Note: This question paper contains two parts A and B. Part A is compulsory which carries 25 marks. Answer all questions in Part A. Part B consists of 5 Units. Answer any one full question from each unit. Each question carries 10 marks and may have a, b, c as sub questions. PART - A (25 Marks) [2] Define CMRR. 1.a) [3] b) What are the applications of Schmitt Trigger? [2] What is All pass filter? c) Draw the functional block diagram of IC 555 timer, d) Which is the fastest ADC and Why? e) Define Resolution. Give its importance in data converters. [3] f) What is the function of magnitude comparator? [2] g) [3] Define Noise Margin and fan out. h) [2] Write the specifications of counter ICs. i) What are the difference between static and dynamic RAM. [3] j) PART - B (50 Marks) With a neat circuit diagram explain the operation of Schmitt trigger. 2.a) Draw the internal architecture of IC 723 voltage regulator and explain. [5+5]b) Explain the working of practical and ideal differentiator. 3.a) Design an op-amp differentiator circuit that varies in frequency from 10Hz to about b) [5+5]IKHz. With a neat diagram explain about triangular wave generator and derive the frequency 4.a)of oscillation. [5+5]Draw the block diagram of PLL and explain in detail. b). Explain the operation of monostable 555 timer and derive the expression for the period 5.a) of pulse generated by the timer. Find the free running frequency if control voltage V_c =10.9V, V_{cc} =12V, R_1 =4.6K and

6.a)	With the help of neat diagram explain the operation of R-2R DAC. Also discuss the disadvantages of Weighted Resistor DAC.	
b)	Discuss the specifications of ADCs. OR	[5+5]
7.a)	With the help of neat diagram explain the operation of Dual slope ADC. What ar disadvantages of parallel comparator type ADC.	
b)	Calculate the number of bits required to represent a full scale voltage of 10V resolution of 5mV approximately.	with a [5+5]
8.a)	Draw and explain the working of two input TTL NAND gate and list advantatotem Pole output stage.	iges of
b)	Design 16×1 multiplexer using 4×1 multiplexer. OR	[5+5]
9.a) b)	Draw logic level diagram of demultiplexer and then explain the same. Design a Priority encoder circuit and which 74XX series IC is used for it.	[5+5]
10.a) b)	Realize D-flip flop using SR flip flop. Design a 3-bit synchronous counter using D-flip flop. OR	[5±5]
11.a) b)	Design and implement FIFO shift register using ICs. Illustrate the architecture of SRAM and then explain the same.	[5+5]

BR BR BR BR