	OK OK OK OK OK	
	R16	
Code	No: 134CF	
	JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERAB	AD
,	B. Tech II Year II Semester Examinations, May - 2019	
Q ()	SWITCHING THEORY AND LOGIC DESIGN	- 5-2 L
	(Common to EEE, ECE, MCT, ETM)	
Time:	3 Hours Max. Marks:	75
NT 4	This superior managements in a true monte A and B	
Note:	This question paper contains two parts A and B. Part A is compulsory which carries 25 marks. Answer all questions in Part A.	
	Part B consists of 5 Units. Answer any one full question from each unit. Each	n question
	Part B consists of 5 Omis. Answer any one fun question from cacir unit. Lac	question
\bigcirc	carries 10 marks and may have a, b, c as sub questions.	
in the second se	PART - A	
		25 marks)
1.a)	Perform the following conversions $(476.64)_{10} = ()_2 = ()_8$.	[2]
b)	Perform the following operation using 2's complement method $1111.10 - 0101$.	
c)	Define Multiplexer. Explain in brief about 2:1 Mux.	[2]
() d)	Explain the procedure to construct the 3 variable K-map with an example.	[3]
○	Derive the characteristic equations of D and T flipflop.	[2]
f)	Give the differences between latches and flipflops.	[3]
g)	Define state diagram.	[2]
h)	List the features of sequential circuits.	[3]
i)	What are finite state machines?	[2]
j)	List the limitations of finite state machines.	[3]
	ON ON ON ON	
	PART-B ()	
egat i S		50 Marks)
2.	Design and realize the 3 bit binary to unit distance code using NOR gates.	[10]
Ti de la companya de	OR	
3.	Simplify and realize the following Boolean expression using logic gates.	
	a) $Y=AB+A'C+BC$	
	b) Y=(A+B'+C')(A+B'+C)	[5+5]
	XH XH XK XK XK	(-,)
4.	Design a digital system to compare two binary numbers of 1 bit by using logic a	gates. [10]
	OR	Б.
5.	Realize 3:8 maxterm generator using 2:4 maxterm generators. Using the same	, Design a
	system to provide the difference of two numbers. Use external two input gates of	only.[10]
	The state of the s	[10]
6.	Explain master slave JK flipflop with neat timing diagram.	[10]
~	OR i i i C II i i i i i i i i i i i i i i i	cian 1 bit
	Explain the principle of Universal shift Register(USR). Using the same, de	
	mod-8 twisted ring counter.	[10]

8R	8R 8R	8R	8R,	8R	
8. 3R	Design a digital system us maximum occupancy 10. The for the following conditions a) On Monday, there were 1 b) On Tuesday, 2 books were c) On Wednesday, one book d) Next day, 3 books were re) On Friday, one book was f) On Saturday, neighbour re All the remaining books were	ne number of books over a week. 0 books. re removed and don a is added to the boo emoved from the ra taken out for readir eturned only two boo re taken out on Sun	ated to near by libkrack. ck and given it to poks. day to clean the i	bookrack on a d brary. neighbour.	aily basis
(9.a) b)	Discuss about the approach Design a digital controller fingle input data flip flop. Present	or the state table sh	te, Output(z) Input(x)=1 B,1	g sequential com	ponent as [5+5]
8R		D,0 C,1 A,1	D,0 A,0 A,0] 8 R	8R
10.	Draw the state diagram of four or more consecutive 1	inputs or two or mo	re consecutive 0	inputs.	[10]
(11.a) (b)	With a neat block diagram, circuit. Illustrate partition technique			ed synchronous s	sequential [5+5]
		00O00			
3R	8R 8R	8R	8.8	8R	
8R	8R 18R	8R	8R	8R.	8R
		, 2D	· · · · · · · · · · · · · · · · · · ·		: RP