Code No.: IT301ES

R20 H.T.No.

8 R

CMR ENGINEERING COLLEGE: : HYDERABAD UGC AUTONOMOUS

II-B.TECH-I-Semester End Examinations (Supply) - August-2023 ANALOG & DIGITAL ELECTRONICS

(Common to IT, CSM & AI&DS)

[Time: 3 Hours]

[Max. Marks: 70]

Note: This question paper contains two parts A and B.

Part A is compulsory which carries 20 marks. Answer all questions in Part A.

Part B consists of 5 Units. Answer any one full question from each unit. Each question carries 10 marks and may have a, b, c as sub questions.

	PART-A	(20 Marks)
1. a) b) c) d) e) f) g) h) i)	Explain about PN junction diode. What is meant by Half-Adder? What is a Thermal Runaway process? Define stability. What do you understand by universal gates? Draw the V-I Characteristics of JFET. What are the multiplexers? What are the advantages and disadvantages of the K-Map Method? What is the difference between Latch And Flip-flop? Define clocked sequential circuit.	[2M] [2M] [2M] [2M] [2M] [2M] [2M] [2M]
•	PART-B	(50 Marks) [10M]
2.	Explain the working principle of tunnel diode with neat sketches? OR	
3.	What are the different types of rectifiers and explain any two rectifiers waveforms.	with [10M]
4.	With neat sketch explain the voltage divider bias circuit and with operating point. OR	
5.	Explain about RC coupled amplifiers with neat sketch?	[10M]
6.	Draw the construction of the JFET alor with its drain and trans-conduc characteristics?	tance [10M]
	OR	[10M]
7.	Compare the TTL, RTL and CMOS Logic families?	F (A) 43
8.	Simplify the following expression using the K-map: $Y = A'B'C' + AC'D' + AB' + ABCD' + A'B'C.$ OR	[10M]
9.	Design a 16:1 MUX using 4:1 MUXs.	[10M]
	Design SR Latch and JK flip flop with truth table and logic diagram.	[10M]
10.	OR	[103 <i>4</i>]
11.	Explain the architecture of Random Access Memory with neat sketch.	[10M]