Code No.: EC57201PC

[Time: 3 Hours]

R20

H.T.No.

8 R

## CMR ENGINEERING COLLEGE: : HYDERABAD UGC AUTONOMOUS

## I-M.TECH-II-Semester End Examinations (Regular) - September- 2022 ANALOG AND DIGITAL CMOS VLSI DESIGN (VLSI System Design)

[Max. Marks: 70] Note: 1. Answer any FIVE questions. Each question carries 14 marks. 2. All questions carry equal marks. 3. Illustrate your answers with NEAT sketches wherever necessary. 5X14=70Examine the dynamic behavior of CMOS inverter. 1. a) [7M] Construct the stick and layout diagram for three input NOR gate. b) [7M] Give a detailed note on floor-planning and placement in the physical design flow of a 2. a) [7M] CMOS circuit design. Design a 2x1 Mux using CMOS transmission gate logic. b) [7M] Develop a static positive and negative latch based on multiplexers. 3. a) [7M] Discuss the short channel effects in MOS devices. b) [7M]Analyze the circuit diagram of CS stage with resistive load and derive the voltage gain. a) [7M] Explain the differential pair with MOS loads. b) [7M]How cascode current mirror circuit is utilized to suppress the channel length effect. 5. a) [7M] Explain? Explain the source follower circuit and evaluate the input impedance. b) [7M] Draw the basic structure of MOS device and analyze its static behavior. a) [7M] Discuss the switching threshold and noise margin of static CMOS inverter. b) [7M] Examine the approaches to implement a logic function using ratioed logic. 7. a) [7M] Summarize the speed and power dissipation in dynamic CMOS logics. b) [7M] Construct the circuit diagram of CMOS master-slave positive edge-triggered register. 8. a) [7M] Write a short note on the following technologies b) [7M] i. FinFET ii. TFET

\*\*\*\*\*