Code No.: EC57201PC

R20

H.T.No.

8 R

CMR ENGINEERING COLLEGE: : HYDERABAD UGC AUTONOMOUS

I-M.TECH-II-Semester End Examinations (Regular) - September- 2021 ANALOG AND DIGITAL CMOS VLSI DESIGN (VLSI System Design)

[Time: 3 Hours]

[Max. Marks: 70]

- 1. Answer Any <u>FIVE</u> Questions. Each Question Carries 14 Marks
- 2. All Questions Carry Equal Marks
- 3. Illustrate your answers with NEAT sketches wherever necessary.

		5X	5X14 = 70	
1.	a) b)	Explain about the quality metrics of digital design. Write about the wire delay models.	[7M] [7M]	
2.	a) b)	Explain about the power analysis in physical design flow. Describe about the ESD protection mechanism.	[7M] [7M]	
3.	a) b)	With necessary diagrams explain about the Bi-stability Priniciple. Write about the MUX-based latches.	[7M] [7M]	
4.	a) b)	Explain about the design of single stage CS amplifier with resistance load. With a neat diagram Explain about the Gilbert Cell.	[7M] [7M]	
5.	a) b)	Give an Brief overview on specifications of active mirror circuits. Differentiate between active and passive mirror circuits.	[7M] [7M]	
6.	a) b)	Explain about the Switching Threshold in MOS Structures. Explain about the Noise margin concepts in MOS Design.	[7M] [7M]	
7.	a) b)	Explain about the Static CMOS design indetail. Write about the Cascading Dynamic gates.	[7M] [7M]	
8.	a) b)	Explain about the concept of pipelining in Sequential logic design. Write a short note on Metal gate technology.	[7M] [7M]	

******00*****

