Code No.: EC57201PC

**R20** 

H.T.No.

8 R

## CMR ENGINEERING COLLEGE: : HYDERABAD UGC AUTONOMOUS

## I-M.TECH-II-Semester End Examinations (Supply) - March- 2023 ANALOG AND DIGITAL CMOS VLSI DESIGN (VLSISD)

[Max. Marks: 60]

Note: This question paper contains two parts A and B.

Part A is compulsory which carries 20 marks. Answer all questions in Part A.

Part B consists of 5 Units. Answer any one full question from each unit. Each question carries 10 marks and may have a, b, c as sub questions.

	$\underline{PART-A} \tag{20}$	Marks)
1 0	Define noise margin	[2M]
1. a)	Define noise margin.  Recall the wire delay models.	[2M]
b)	Sketch the two input CMOS NAND gate circuit.	[2M]
c)	What is pass transistor logic?	[2M]
d)	Compare FinFet and TFET technologies.	[2M]
e)	Sketch the circuit of static SR Flipflop.	[2M]
f)	Draw the CS stage circuit diagram.	[2M]
g)	How do you operate a source follower as voltage buffer?	[2M]
h)	Why cascade current mirrors are preferred over basic current mirrors?	[2M]
i)	Compare cascade stage and difference pair.	[2M]
j)	Compare cascade stage and difference pair.	
	PART-B   (50)	Marks)
2 -1	Write a note on quality metrics of digital design.	[5M]
2.a)	Draw the CMOS inverter circuit and explain in different regions of operation.	[5M]
b)	OR	
2	Draw the stick diagram and layout for universal gates.	[10M]
3.		200
4.	Discuss briefly about CMOS transmission gate and construct multiplexer using transmission gate.	[10M]
	OR	[5M]
5.a)	Describe the performance metrics of speed and power consumption of dynamic	[JIVI]
	CMOS logic.	[5M]
b)	With neat sketches, explain the cascading of dynamic gates.	-
6.	Give a short note on the following	[10M]
0.	i) Short channel effects ii) Metal gate technology	
	OR	
7.	Construct a transistor level Master-Slave edge-triggered register using multiplexers.	[5M]
7.	Explain about the dynamic latches and registers with neat sketches.	[5M]
		[5M]
8.a)	Analyze the single stage CS amplifier circuit with triode load.	[5M]
b)	Sketch the basic differential amplifier circuit and explain the common mode response.	[5141]
	OR	[10M]
9.	Illustrate the small signal equivalent circuit of a degenerated CS stage and derive its	[TOTAL]
	voltage gain.	
10.	Give in detail explanation of active current mirror circuits.	[1.0M]
10.	OR	
11.a)	and the second s	[5M]
	- CS stage	[5M]
b)	********	