57243 *PE* Code No.: R22EC57204PE43

R22

H.T.No.

8 R

CMR ENGINEERING COLLEGE: : HYDERABAD UGC AUTONOMOUS

I–M.TECH–II–Semester End Examinations (Regular) – September- 2023 DESIGN FOR TESTABILITY (VLSI SD)

[Time: 3 Hours]

[Max. Marks: 60]

Note: This question paper contains two parts A and B.

Part A is compulsory which carries 10 marks. Answer all questions in Part A.

Part B consists of 5 Units. Answer any one full question from each unit. Each question carries 10 marks and may have a, b, c as sub questions.

	PART-A	(10 Marks)
1. a) b) c) d) e) f) g) h) i)	Define Testing. Define Defect. What is meant by simulation? What is ATPG? What is Digital DFT? What is Partial scan design? Define Test per clock. Draw the block diagram for a BIST. Define Boundary scan. What is BDSL?	[1M] [1M] [1M] [1M] [1M] [1M] [1M] [1M]
	PART-B	(50 Marks
2.	Explain the different types of testing.	[10M]
3.	OR Define the following fault models using examples. i) Cross – Pint Fault ii) Multiple stuck – at fault iii) Transition fault.	[10M]
4.	Explain the problems in simulation –based design verification.	[10M]
5.	Explain what action an event-driven true-value simulator will take when it evaluate zero-delay gate.	es a [10M]
6.	How the control logic can be used to increase the observability and controllability?	[10M]
7.	Explain about Ad-Hoc design for testability techniques.	[10M]
8.	How mutual comparator is useful in memory BIST when the memory system multiple arrays?	has [10M]
9.	OR Draw the block diagram for a BIST implementation using BILBO and explain the procedure.	test [10M]
10.	Explain the Boundary Scan standards.	[10M]
11.	OR Explain about TAP controller used in test-bus circuitry.	[10M]