Code No.: EC57204PE

R20 H.T.No.

R

CMR ENGINEERING COLLEGE: : HYDERABAD UGC AUTONOMOUS

I–M.TECH–II–Semester End Examinations (Regular) - September- 2022 DESIGN FOR TESTABILITY

(VLSI System Design)

[Time: 3 Hours] Note: 1. Answer any <u>FIVE</u> questions. Each question carries 14 marks. 2. All questions carry equal marks.		Hours] Answer any <u>FIVE</u> questions. Each question carries 14 marks. All questions carry equal marks.	[Max. Marks: 70]
	3.	Illustrate your answers with NEAT sketches wherever necessary.	5X14=70
1.	a) b)	Discuss in detail about levels of fault models. Explain the role of testing in VLSI System design.	[7M] [7M]
2.	a) b)	Illustrate different algorithms for True-Value simulation. Write a short note on ATPG.	[7M] [7M]
3.	a) b)	Differentiate Scan Design and Partial-Scan Design. Explain the variations of scan in detail.	[7M] [7M]
4.	a) b)	Discuss about the steps involved in BIST process. Write a short note on Circular Self Test Path System.	[7M] [7M]
5.	a) b)	Explain the need of Boundary Scan Standard. Discuss about boundary scan test instructions.	[7M] [7M]
6.	a) b)	Discuss how VLSI technology trends affecting testing. Compare different types of Testing in VLSI system Design.	[7M] [7M]
7.	a) b)	Illustrate different algorithms for fault simulation. Write a short note on Test evaluation.	[7M] [7M]
8.	a) b)	What are the high level testability measures? Explain Ad-Hoc DFT methods in detail.	[7M] [7M]