Code No.: EC57204PE

DOM
KZU

H.T.No.

		8	R						
--	--	---	---	--	--	--	--	--	--

CMR ENGINEERING COLLEGE: : HYDERABAD UGC AUTONOMOUS

I-M.TECH-II-Semester End Examinations (Regular) - September- 2021 DESIGN FOR TESTABILITY

(VLSI System Design)

[Time: 3 Hours]

[Max. Marks: 70]

- 1. Answer Any FIVE Questions. Each Question Carries 14 Marks
- 2. All Questions Carry Equal Marks
- 3. Illustrate your answers with NEAT sketches wherever necessary.

			5X14=70
1.	a) b)	Explain Digital and Analog VLSI Testing? Write and Explain the types of Testing?	[7M] [7M]
2.	a) b)	What is Algorithm for True-Value Simulation? Explain Simulation Design Verification and Test Evaluation?	[7M] [7M]
3.	a) b)	What is DFT? Why it is required? Explain SCOAP Controllability and Observability?	[7M] [7M]
4.	a) b)	Explain Test –Per – Scan BIST Systems? What is Pattern Generation?	[7M] [7M]
5.	a) b)	Explain System Configuration with Boundary Scan? Discuss the BDSL Description Components?	[7M] [7M]
6.	a) b)	Illustrate economic case for BIST? Explain about ring Configuration of TAP Controller?	[7M] [7M]
7.	a) b)	Explain in detail about Temporary Faults? Inspect the Ad-Hoc DFT methods?	[7M] [7M]
8.	a) b)	Explain Digital DFT and Scan Design? What are the Boundary Scan Test Instructions?	[7M] [7M]

******00*****