Code No.: DS305ES

R20

H.T.No.

8 R

CMR ENGINEERING COLLEGE: : HYDERABAD UGC AUTONOMOUS

II-B.TECH-I-Semester End Examinations (Supply) - August - 2023 DIGITAL LOGIC DESIGN

(CSD)

[Time: 3 Hours]

[Max. Marks: 70]

Note: This question paper contains two parts A and B.

Part A is compulsory which carries 20 marks. Answer all questions in Part A.

Part B consists of 5 Units. Answer any one full question from each unit. Each question carries 10 marks and may have a, b, c as sub questions.

	PART-A (20 M)	arks)
1. a) b) c) d) e) f) g) h) i)	Using 10's complement subtract 72532 – 3250. State and prove De Morgan theorems. What are minterms and maxterms? Give examples for each. Implement OR gate using NAND gates only. What is a multiplexer? What is the function of a multiplexer's select input. Write short notes on priority encoder. What is the difference between latch and flip flop? Write about race around condition. What are PLAs and PALs? Explain the role of Cache Memory in sequential circuits.	[2M] [2M] [2M] [2M] [2M] [2M] [2M] [2M]
2.	What is a Hamming code and encode data bits 0101 into a 7-bit even parity Hamming code. OR	Marks) [10M]
3.	Give the comparison between 9's complement and 10's complement and perform the following subtraction by using 9's complement method. i) $18 - 06$, ii) $39 - 23$	[10M]
4.	Simplify the following Boolean functions, using a four variable Karnaugh map method and implement the simplified function using NAND gates. $F(A,B,C,D) = \Sigma(0,2,4,5,6,7,8,10,13,15)$ OR	[10M]
5.	Reduce the following function using K-Map Technique and implement using universal gate. $f(P,Q,R,S) = \Sigma m(0,1,4,8,9,10) + d(2,11)$	[10M]
6.	What is a decoder? Construct a 4×16 decoder with two 3×8 decoders. OR	[10M]
7.	Draw the logic circuit of a 3 to 8 decoder and explain its working.	[10M]
8.	Design and implement 3-bit ripple counter using J-K flip flop. Draw the state diagram, logic diagram and timing diagram for the same. OR	
9.	Convert JK-Flip Flop in to T-Flip Flop.	[10M]
10.	Implement the following functions using PLA with three inputs and two outputs. F1 (A, B, C) = Σ m (3, 5, 6, 7), F2 (A, B, C) = Σ m (0, 2, 4, 7).	[10M]
11.	Design a memory decoder to select 1 number of 16KB EPROM IC and 1 number of 32KB RAM Ic.	[10M]