UGC AUTONOMOUS

III-B.TECH-II-Semester End Examinations (Regular) - May- 2023 FPGA PROGRAMMING

(ECE)

[Max. Marks: 70] [Time: 3 Hours]

Note: This question paper contains two parts A and B.

Part A is compulsory which carries 20 marks. Answer all questions in Part A.

Part B consists of 5 Units. Answer any one full question from each unit. Each question

carries 10 marks and may have a, b, c as sub questions.

•	•	
	$\underline{PART-A} \tag{20 N}$	Aarks)
b)	Summarize FPGA routing using SRAM bits. Outline architectural difference between PLA and PAL. Conclude the need of System Integration and Test. Explain importance of Simulation and synthesis in the design flow to reach UDM	[2M] [2M] [2M] [2M]
e) f)	design goals. Contrast the significance of next and exit constructs in VHDL. Distinguish between casex and casez constructs in Verilog. Identify various Bidirectional Switches supported in verilog. How to declare global constants Generic in VHDL and Parameter in Verilog. Justify "synthesizable design should consist only functions but not task". Define setup time.	[2M] [2M] [2M] [2M] [2M] [2M]
	E FARLE TAR	Marks)
2.	Explain the function block in a CPLD. OR	[10M]
3.	Demonstrate Configurable I/O Blocks in FPGA.	[10M]
4.	Illustrate the Design Flow of UDM-PD.	[10M]
5.	OR Explain the Role of verification in UDM-PD and the various steps in verification.	[10M]
6.a) b)	Construct VHDL Code for Behavioral Description of a D-Latch Using Signal-Assignment Statements and if statement. Construct Data flow HDL Code of a 2x4 Decoder. OR	[5M] [5M
7.	Develop data flow HDL verilog Code for a 2x2 Unsigned Combinational Array Multiplier.	[10M]
8.a) b)	Model Switch-level description of a 2x1 Multiplexer with active high enable. Model a Structural description of a full adder. OR	[5M] [5M]
9.a) b)	Construct Structural description of a three-bit ripple-carry adder.	[5M] [5M]
10.a) b)	Write short notes on formal verification.	[6M] [4M]
11.	OR Build HDL behavioral description of a full adder using procedure and task. ***********************************	[10M]