Code No.: EC57202PC

R20

H.T.No.

8 R

CMR ENGINEERING COLLEGE: : HYDERABAD UGC AUTONOMOUS

I-M.TECH-II-Semester End Examinations (Regular) - September- 2022 LOW POWER SYSTEM DESIGN (VLSI System Design)

	e: 1.	Answer any <u>FIVE</u> questions. Each question carries 14 marks. All questions carry equal marks. Illustrate your answers with NEAT sketches wherever necessary.	[Max. Marks: 70]
	3.	mustrate your unswers with NEAT sketches wherever necessary.	5X14=70
1.	a) b)	Analyze the effects of V_{DD} and V_{T} on speed. Describe the impact of technology scaling.	[8M] [6M]
2.	a) b)	Describe the Power consumption in flip-flops and latches. Describe the power dissipation in clock distribution.	[7M] [7M]
3.	a) b)	Analyze the logic synthesis for low power estimation techniques. Discuss Low power arithmetic components of multipliers.	[7M] [7M]
4.	a) b)	Explain the concept of Low-Power Memory design? Discuss the sources of power dissipation in SRAM.	[7M] [7M]
5.	a) b)	Compare different microprocessors in terms of power and performance. Explain the concepts of low power microprocessor design.	[6M] [8M]
6.	a) b)	Describe the sources of power dissipation in digital IC's. Discuss recurring themes in low power circuits.	[7M] [7M]
7.	a) b)	Explain the different approaches of Low power design at circuit level. Discuss the types of energy recovery in CMOS circuits.	[7M] [7M]
8.	a) b)	Explain the Low power arithmetic components circuit design styles. Discuss briefly about power minimization techniques in low power design. ***********************************	[7M] [7M]