Code No.: EC57202PC

R20

H.T.No.

8 R

## CMR ENGINEERING COLLEGE: : HYDERABAD **UGC AUTONOMOUS**

## I-M.TECH-II-Semester End Examinations (Supply) - Feb- 2022 LOW POWER SYSTEM DESIGN (VLSI SD)

[Time: 3 Hours]

[Max. Marks: 70]

Note: This question paper contains two parts A and B. Part A is compulsory which carries 20 marks. Answer all questions in Part A. Part B consists of 5 Units. Answer any one full question from each unit. Each question

carries 10 marks and may have a, b, c as sub questions.

		PART-A	(20 Ma	arks)
1	. a)		(20 111	ii ks)
	b)	what are the limitations of low power designing?		[2M]
	c)	write about Pipelining method for low power circuit design?		[2M]
	d)	write a short note on low power dissination measures?		[2M]
	e)	write about the classification of multipliers?		[2M]
	f)	What is the effect of feature scaling on power dissipation?		[2M]
	g)	Write a note on MASK level measures for low power circuit design?		[2M]
	h)	What are the different low power techniques for SRAM?		[2M]
	i)	List various low power design techniques for microprocessors?		[2M]
	j)	What is resonant clocking?		[2M]
		station.		[2M]
		PART-B		
	2.	What are the various limitations of low voltage low Power design? Explain?	(50 Mai	rks)
		OP		[10M]
	3.	With neat sketches, Explain variable threshold CMOS inverter circuit?		
		r and the short circuit?		[10M]
	4.	a) Describe static and semi-static flip flops with neat diagrams?		
		b) Define clock skew? How clock skew is calculated in timing analysis?		[5M]
				[5M]
	5.	Explain the need for Low-power latches and flip flops?		
		remainded for Edw-power lattines and flip flops?		[10M]
	5.	With the neat diagrams explain about Booth multiplier?		[]
				[10M]
9	7.	Explain the different configurations of full adder circuit?		[]
		and different configurations of full adder circuit?		[10M]
8	3.	a) Show the differences between DRAM and SRAM?		[]
		b) Discuss low power SRAM circuits with neat diagrams.		[4M]
				[6M]
9	١.	Analyze the various techniques et and it		[0]
		Analyze the various techniques at architectural level used to design low power memories?		[10M]
10				[]
		Explain implementation problems of low power design systems?		[10M]
11		Explain the architectural tradeoffs that and to leave the second of the		[]
		Explain the architectural tradeoffs that need to be considered for choosing power and supply v	oltage?	[10M]
		******		[]