Code No.: EC57203PE

**R20** 

H.T.No.

8 R

## CMR ENGINEERING COLLEGE: : HYDERABAD UGC AUTONOMOUS

## I-M.TECH-II-Semester End Examinations (Regular) - September- 2022 SOC Design

(VLSI System Design)

[Max. Marks] Note: 1. Answer any <u>FIVE</u> questions. Each question carries 14 marks. 2. All questions carry equal marks.			rks: 70]
	3	. Illustrate your answers with NEAT sketches wherever necessary.	
5X14=7			
1.	a) b)	Explain the Design Strategies of ASIC. Differentiate CISC, RISC and NISC.	[7M] [7M]
2.	a) b)	Illustrate the Design Flow of NISC and its importance. Write a brief notes on the NISC and also its Advantages and Applications.	[7M] [7M]
3.	a) b)	Explain the Reconfigurable Techniques used in Customization of SoC. Write short notes on Static Timing Analysis and Clock Tree Design Issues and explain it with diagrams.	[7M] [7M]
4.	a) b)	What are the different Voltage Scaling Techniques used for Low Power SoC Design. What are the various building blocks used for SoC Design and explain their Optimization Method.	[7M] [7M]
5.	a) b)	Explain the two different Technology Approaches for the Process of Synthesis. Illustrate the various HDL coding Techniques used for the Minimization of Power Consumption.	[7M] [7M]
6.	a) b)	Explain the Architectural issues and its impact on the SoC design. What is an ASIC? And explain the design approach of SoC framework.	[7M] [7M]
7.	a) b)	Explain the Design and Verification of ASIP. Explain the significance of Generic Netlist Representation for Processors with an example.	[7M] [7M]
8.	a) b)	Explain the Low Power FPGA. Compare Gate Level, Switch Level and Transistor Level Simulation Techniques.  ***********************************	[7M] [7M]

