Code No.: EC57203PE

R20

H.T.No.

8 R

[7M]

[7M]

CMR ENGINEERING COLLEGE: : HYDERABAD UGC AUTONOMOUS

I-M.TECH-II-Semester End Examinations (Regular) - September - 2021 SOC Design (VLSI System Design)

[Time: 3 Hours]

8. a)

[Max. Marks: 70]

		 Answer Any <u>FIVE</u> Questions. Each Question Carries 14 Marks All Questions Carry Equal Marks Illustrate your answers with NEAT sketches wherever necessary. 	=70
1.	a) b)	Classify the ASIC types? Explain them? Compare CISC, RISC and NISC approaches for SOC architectural issues?	[7M] [7M]
2.	a)	Explain the NISC Control Words methodology and their Applications and Advantages	[7M]
	b)	Explain Architecture Description Languages (ADL) for design and verification of Application Specific Instruction- set Processors.	[7M]
3.	a) b)	Explain the Low power FPGA Reconfigurable systems Analyze SoC related modelling of data path design and control logic	[7M] [7M]
4.	a) b)	Explain Architecture of Adaptive voltage scaling. Explain about Dynamic clock frequency and voltage scaling (DCFS)with neat sketch	[7M] [7M]
5.	a)	Distinguish between Technology independent and technology dependent approaches for synthesis.	[7M]
	b)	Explain with examples HDL coding techniques for minimization of power consumption.	[7M]
6.	a)	Explain the SoC design methodologies.	[7M]
	b)	Explain Application Specific Instruction Processor concepts.	[7M]
7.	a)	Explain about compilation and synthesis of embedded processors with necessity diagrams.	[7M]
	b)	Draw the modeling NISC Architecture and explain in briefly?	[7M]
		The second secon	F. 67

******00*****

Differentiate Different simulation modes with suitable examples.

Explain about clock tree design issues.

