Code No.: EC622PE

R20

H.T.No.

CMR ENGINEERING COLLEGE: : HYDERABAD **UGC AUTONOMOUS**

III-B.TECH-II-Semester End Examinations (Regular) - June- 2024 FPGA PROGRAMMING

Ti	ime: 3 Hours] (ECE)	
Not	te: This question paper contains two parts A and B. [Max.]	Marks: 70]
	at A is compuisory which corride 20 months	
	Part A is compulsory which carries 20 marks. Answer all questions in Part A. Part B consists of 5 Units. Answer any one full question from each unit. Each questions and may have a, b, c as sub questions.	
	carries 10 marks and may have a, b, c as sub questions.	uestion
	and may have a, b, c as sub questions.	
1 .	PART-A	(20 Marks)
1. a		
	Additity Configurable Logic Blocks (Cl Ps) in EDCA	[2M]
		[2M]
d		[2M]
e	/ Lion are signals declared in a Detaflow description	[2M]
f	Deline Deliavioral Description in the contest of the	[2M]
g)	are state illacilines represented in Ctaratana in	[2M]
h)		[2M]
i)	- TOTALO THORS IN A CITION AND THEIR MODES	[2M]
j)	What are Assertion Languages used for in verification?	[2M]
	o de la minimation	[2M]
2.	Demonstrate the architecture of CDL PART-B	(50 Marks)
	Demonstrate the architecture of CPLDs. Highlight the roles of Function Blocks, Lebocks, Clock Drivers, and Interconnects in CPLD functionality.	O [10M]
3.	An An	
	Compare SRAM and Anti-fuse programming technologies in FPGAs.	[10M]
4.	Develop different verification stages of the Universal Design Methodology.	
_	OR	[10M]
5.	Compare and contrast the structures of VIIII	
	similarities and differences with examples.	ir [10M]
6.	Explain the structure of a Dataflow description in HDLs. Include examples of signal declaration and assignment statements.	
	declaration and assignment statements.	l [10M]
7.	On	
٠.	Write VHDL code in behavioural description of a D-latch using signal assignment statements and if statements.	
	statements and if statements.	t [10M]
8.	Explain the concept of binding and its importance in Structural Descriptions.	
	rece in Structural Descriptions.	[10M]
9.	Model a switch level description of 4.1 M.	[TOM]
	Model a switch level description of 4:1 Multiple (er with active high enable.	[10M]
0.	Criticize the concept of Procedures in AUDI	[10101]
	Criticize the concept of Procedures in VHDL. Provide examples to illustrate their usage and advantages in HDL design.	[10M]
	O.D.	
1.	Examine the concept of formal verification is AVE	
	Examine the concept of formal verification in HDL design. How does formal verification differ from simulation-based verification?	[10M]
