Code No.: EC622PE

R20 H.T.No.

8 R

CMR ENGINEERING COLLEGE: : HYDERABAD UGC AUTONOMOUS

III-B.TECH-II-Semester End Examinations ((Supply) - January- 2024 FPGA PROGRAMMING

(ECE)

[Time: 3 Hours]
Note: This question paper contains two parts A and B.

[Max. Marks: 70]

Part A is compulsory which carries 20 marks. Answer all questions in Part A. Part B consists of 5 Units. Answer any one full question from each unit.

Each questioncarries 10 marks and may have a, b, c as sub questions.

	PART-A	(20 Marks)
1. a) b) c) d)	Explain the difference between PLA and PAL Explain the difference between CPLD and FPGA What is the difference between Scalars and Vectors in Verilog module. Define with example, the following terms related to VHDL. i. Entity ii. Architecture	[2M] [2M] [2M] [2M]
e) f) g) h) i)	Define Behavioral model. List the operators in VHDL. Define keywords in Verilog HDL. Explain Process statement in VHDL with example. Distinguish between VHDL and Verilog HDL. Define simulation.	[2M] [2M] [2M] [2M] [2M]
2.	PART-B Design a combinational logic circuit using PLA and PAL. OR	(50 Marks) [10M]
3.	Explain the Architecture of FPGA with its advantages and applications.	[10M]
4.a) b)	Explain the TOP down design methodology relevant to hardware modeliusingVerilog HDL. Discuss various descriptive styles available for hardware modeling usingVerilog HD	
5.	OR Explain the procedure for design of state machine using one hot encoding.	[10M]
6.	What are the data types available in Verilog HDL? Discuss them with necessary syntax with an example.	ary [10M]
7.	OR Explain in detail different modeling styles of VHDL with suitable examples.	[10M]
8.	Explain combinational and sequential behavior of user defined primitives in Veril HDL.	og [10M]
9.	OR Develop Verilog code for NMOS Two input NOR Gate in switch level model.	[10M]
10.	Explain in detail different simulation types with an example. OR	[10M]
11.	What are the design verification tools available? Explain any one of them. ***********************************	[10M]