Code No.: EC603PC

R20

H.T.No.

8 R

## CMR ENGINEERING COLLEGE: : HYDERABAD UGC AUTONOMOUS

## III-B.TECH-II-Semester End Examinations (Regular) - June- 2024 VLSI DESIGN

(ECE)

[Time: 3 Hours]
Note: This question paper contains two parts A and B.

carries 10 marks and may have a, b, c as sub questions.

[Max. Marks: 70]

Part A is compulsory which carries 20 marks. Answer all questions in Part A.

Part B consists of 5 Units. Answer any one full question from each unit. Each question

	PART-A	(20 Marks)
1. a)		[2M]
b) c) d)	Define MOS transistors threshold voltage. Explain about CMOS inverter. Examine the scaling factors of MOS circuit.	[2M] [2M] [2M]
e) f) g)	Write a short note on wiring capacitance.  Define fan-in and fan out.  Difference between SRAM and DRAM.	[2M] [2M] [2M]
h) i) j)	Write a short note on zero/one detectors.  Difference between PLA and PAL.  What is the need of testing?	[2M] [2M] [2M]
2.	PART-B Write the fabrication steps of NMOS transistor with neat diagrams.  OR	(50 Marks) [10M]
3.	List the advantages and disadvantages of CMOS technology over Bipolar technolog	
4.	Derive the equation for pull-up to pull down ratio $(Z_{pu}/Z_{pd})$ .	[10M]
5.	Explain the steps involved in VLSI design flow.	[10M]
6.	Discuss about the any two alternative gate circuits.  OR	[10M]
7.	What is switch logic give example?	[10M]
8.	Explain Barrel shifter with a neat diagram.  OR	[10M]
9.	Design and implement 4-bit ripple carry adder.	[10M]
10.	Explain about PLA and PAL with neat schematic diagram.  OR	[10M]
11.	Compare simple PLDs, CPLDs and FPGAs.	[10M]