Code No.: CS302PC

R20

H.T.No.

8 R

CMR ENGINEERING COLLEGE: : HYDERABAD UGC AUTONOMOUS

II-B.TECH-I-Semester End Examinations (Supply) – June - 2025 COMPUTER ORGANIZATION AND ARCHITECTURE (Common to CSE, IT, CSC & CSM)

[Time: 3 Hours] [Max. Marks: 70]

Note: This question paper contains two parts A and B.

Part A is compulsory which carries 20 marks. Answer all questions in Part A.

Part B consists of 5 Units. Answer any one full question from each unit. Each question carries 10 marks and may have a, b, c as sub questions.

	PART-A	(20 Marks)
1. a) b) c) d) e) f) g) h) i)	Draw the basic functional units of computer. What is bus? What are the different types of buses in a cpu? What is a branch field? What is reverse polish notation? Give an example. Obtain the 9's complement of 12349876. Explain the floating point representation with an example List the difference between static RAM and dynamic RAM. Define Virtual memory. What is parallel processing? What do you mean by vector interrupt? Explain.	[2M] [2M] [2M] [2M] [2M] [2M] [2M] [2M]
2.	PART-B Describe the Arithmetic Logic shift unit with neat diagram. Explain its working was an example.	(50 Marks) ith [10M]
3.a) b)	Draw the block diagram for the hardware that implements the following statement $x+yz$: $AR \leftarrow AR+BR$ where AR and BR are two n-bit registers and x,y and z are control variables. Inc the logic gates for the control function. Using a 4-bit counter with parallel load and a 4-bit adder, draw a block diagram shows how to implement the following statements: $x: R1 \leftarrow R1+R2 \text{ Add } R2 \text{ to } R1$ $x'y: R1 \leftarrow R1+1 \text{ Increment } R1 \text{ where } R1 \text{ is a counter with parallel load and } R2$ 4-bit register.	lude that [5M]
4.	What is an addressing mode? Explain any four types of addressing modes, with suitable examples. OR	[10M]
5.a) b)	Describe the conditional branching with block diagram Explain the computer hardware configuration with neat diagram	[5M] [5M]
6.	Explain steps to perform the arithmetic operations of $(+42) + (-13)$ and $(-42)-(-13)$ binary using signed-2's complement representation for negative numbers. Draw th flow chart for it. OR	
7.a) b)	Draw the Flow chart of add and subtract operations. Write the algorithm for adding and subtracting numbers in signed-2's complement representation.	[6M] [4M]

8.	Discuss the Memory Hierarchy in computer system with regard to Speed, Size and Cost.	[10M]
	OR	
9.	Explain the following.	[5M]
a)	Auxiliary Memory.	[5M]
b)	Associative Memory.	
10.a)	Describe RISC and CISC characteristics.	[5M]
b)	Demonstrate the solution for Cache Coherence.	[5M]
	OR	
11.	Discuss the implementation of Instruction pipeline with an example.	[10M]