1713

Code No.: R22EC57101PC

[Time: 3 Hours]

R22

H.T.No.

8 R

[Max. Marks: 60]

CMR ENGINEERING COLLEGE: : HYDERABAD UGC AUTONOMOUS

I-M.TECH-I-Semester End Examinations (Regular) - March- 2025 DIGITAL DESIGN & VERIFICATION (VLSISD)

	[S Hours]	Max. Marl	ks: 60]
	This question paper contains two parts A and B. Part A is compulsory which carries 10 marks. Answer all questions in Part A.		
P	Part B consists of 5 Units. Answer any one full question from each unit. I arries 10 marks and may have a, b, c as sub questions.	Each quest	ion
	PART-A	(10	Marks)
1. a) b) c) d) e) f) g) h) i)	What is FIFO? List any two differences between Combinational and Sequential Circuits What is Verilog and why is it used? What are the main applications of VHDL? What are Assertions? What is Perl? Discuss wire load model. What is IR drop? What are Programmable Interconnects? What are the different methods of programming PALS?		[1M] [1M] [1M] [1M] [1M] [1M] [1M] [1M]
J)	What are the different methods of programming PALs?		[1M]
	PART-B	(50	Marks)
2.	Discuss the different clock distribution techniques used in digital circuits trade-offs.		[10M]
	OR		
3.	Explain the function of a barrel shifter and how it differs from a stand register.	lard shift	[10M]
4.a)	Write a Verilog code to implement 3 to 8 decoder.		[5M]
b)	Write a Verilog code to implement 4-bit comparator. OR		[5M]
5.a)	Write a Verilog code to implement D Flipflop.		[5M]
b)	Write a Verilog code to implement Parallel Shift Register.		[5M]
6.a)	What are the characteristics of Perl?		[5M]
b)	What does a Perl identifier mean?		[5M]
	OR		
7.	List the verification guide lines and data types of System Verilog.		[10M]
8.	What are different challenges in PD flow at different steps? OR		[10M]
9.a)	Explain noise and cross talk in SI challenge.		[5M]
b)	Explain the processes of IR drop analysis.		[5M]
10.	Explain the architecture of PLA and programming PLDs. OR		[10M]
11.	Write short notes on PROM, PLA and PAL.		[10M]
	**********		[-21,1]