Code No.: EC302PC

**R20** 

H.T.No.

8 R

## CMR ENGINEERING COLLEGE: : HYDERABAD UGC AUTONOMOUS

## II-B.TECH-I-Semester End Examinations (Supply) - June- 2025 DIGITAL SYSTEM DESIGN

(ECE)

[Time	e: 3 Hours]	[Max. Marks: 70]
Note: This question paper contains two parts A and B.  Part A is compulsory which carries 20 marks. Answer all questions in Part A.  Part B consists of 5 Units. Answer any one full question from each unit. Each question carries 10 marks and may have a, b, c as sub questions.		
	PART-A	(20 Marks)
1. a) b) c) d) e) f) g) h) i)	Why XS-3 code is called a self-complementing code? Write the truth table for F=(A+B)(C+D). Define Prime Implicant and Essential Prime Implicant. Mention the expressions for difference and borrow of Full Subtractor. Define Flip flop. What are the applications of FF. Give the comparison between synchronous & Asynchronous counters. What is the size of the decoder in 32x4 ROM? What are the advantages of PLDs over fixed function ICs? Draw CMOS AND gate. Define Propagation delay and Fan-out.	[2M] [2M] [2M] [2M] [2M] [2M] [2M] [2M]
2.	Convert the following hexadecimal numbers to decimal and binar (ii) 64AC (iii) A492 (iv) 4BAC (v) A0F9.0EB.  OR	(50 Marks) y (i) B6C7 [10M]
3.	How do you convert and design AOI logic in to a (i) NAND logic (ii) NO	OR logic. [10M]
4.	Minimize the given Boolean function, F (A, B,C,D) = $\Sigma$ m(0,1,2,3,6,7, Tabulation method and implement it using basic gates.	13,15) using [10M]
5.	Design & implement a Full Adder using Decoder and two OR gates.	[10M]
6.	Draw the basic flip flop circuit with NOR gates and Implement D-FF with its truth table.  OR	using JK FF [10M]
7.	Design and implement Mod-10 Synchronous Up counter using T-FFs.	[10M]
8.	Differentiate different logic devices. Implement the following Boolea using PAL (i) F1 = AB'+AC+A'BC' (ii) F2 = AC+BC.  OR	an functions [10M]
9.	Describe the design procedure of synchronous finite state machine (FSN sequence detector as example.	M) by taking [10M]
10.	Design a 3 input TTL NAND Gate and explain its working.	[10M]
11.	OR Perform the analysis of standard DTL NAND gate and give its characteris ************************************	tics. [10M]