Code No.: EC622PE

R20

H.T.No.

8 R

CMR ENGINEERING COLLEGE: : HYDERABAD UGC AUTONOMOUS

III-B.TECH-II-Semester End Examinations (Supply) - June- 2025 FPGA PROGRAMMING

(ECE)

[Time: 3 Hours] [Max. Marks: 70]

Note: This question paper contains two parts A and B.

Part A is compulsory which carries 20 marks. Answer all questions in Part A.

Part B consists of 5 Units. Answer any one full question from each unit. Each question carries 10 marks and may have a, b, c as sub questions.

	$\underline{PART-A} \qquad (2)$	0 Marks)
1. a)	Specify the main advantage of a Masked Gate Array ASIC over other SPLDs?	[2M]
b)	What is the purpose of Clock Drivers in CPLDs?	[2M]
c)	Summarize the purpose of a Specification Review?	[2M]
d)	What is the basic structure of a VHDL module?	[2M]
e)	What are the different styles of hardware description in HDLs?	[2M]
f)	What is the role of the 'IF' statement in Behavioral Descriptions?	[2M]
g)	Interpret the Structural Description in the context of HDLs?	[2M]
h)	What are some examples of serial and parallel combinations in switch level description	
i)	Differentiate between Procedures and Tasks in HDLs.	[2M]
j)	Relate the word "simulation", and how is it used in verification?	[2M]
	PART-B	(50 Marks)
2.	Describe the structure and functionality of Programmable Logic Arrays (PLAs). Ho	
	they differ from Programmable Array Logic (PAL) devices?	
	OR	
3.	Detail the architecture of FPGAs, focusing on Configurable Logic Blocks (C	LBs), [10M]
	Configurable I/O Blocks.	
4.	Explain the Universal Design Methodology (UDM) and its importance in the design programmable devices.	gn of [10M]
	OR	
5.	Discuss the role of Hardware Descriptive Languages (HDLs) in Top-Down Design.	[10M]
6.	Create a VHDL Dataflow Description for a 4-bit magnitude comparator and define	e their [10M]
	functions.	
_	OR	54.03.53
7.	Model the structure of a Behavioral description in VHDL.	[10M]
8.	Build a VHDL program to describe a 4-bit ripple carry adder using Structural Descrip	tion. [10M]
	OR	
9.	Explain the significance of Switch-Level Description in HDLs. How does Switch-Description contribute to the modeling of complex digital circuits?	Level [10M]
10.	Write a Verilog task to perform binary to gray code conversion. Explain the input outputs of this task.	ts and [10M]
	OR	
11.	Dissect the role of static timing analysis in HDL design. What tools are commonly use **********	ed? [10M]