

* SCHEME OF EVALUATION *

(Analog & Digital Electronics)

PART-A (10 marks)

	marks
①	1
a	1
b	1
c	1
d	1
e	1
f	1
g	1
h	1
i	1
j	1

Correct forward & reverse charⁿ with kneepoint

Convert AC to DC

Increases amplitude of the signal

Q - point for linear operation

$V_{GS} > V_T$

cmos diagram

NAND & NOR

Any valid two applications

Any two differences

EPROM/EEPROM

2/3

Diode current eqⁿ — (3m)

Apply boltzman relation — 1m

final expression justification — 1m

② Saturation current formula — 3m

substitution & simplification — 2m

③

full wave rectifier + Ripple factor

ckt diagram — 3m

operation — 2m

expression for eqⁿ — 2m

Ripple factor — 3m

④

small sig diagram — 3m

Derivation — 3m

overall gain — 3m

loading effect — 1m

5
91

De load line — 2m
Ac load line — 2m
Q-point — 1m

5
13

fixed bias — 2m
self bias — 2m
stability exp — 1m

⑥ small signal model diagram — 3m
gm, r_e derivation — 4m
Hybrid π model — 3m

7
21

logic gates
for gate diagrams — 3m
for True table — 2m

7
22

cmos gate diagram + operation — 5m
True table — 3m, operation — 2m

8
23

POS & SOP exp.
True Table — 3m
min SOP — 4m
max POS — 3m

9
24

2-bit comparator
T.T — 3m
Boolean Expression — 3m
Logic diagram — 4m

10
25

J-K F.F
Logic symbol — 3m, T.T — 2m, characteristic Eqⁿ — 3m
Excitation Table — 2m

11
26

Asynchronous up/down
counter diagram — J-K F.F — 4m
Timing diagram — 3m
up/down control — 3m

KEY PAPER
CMR Engineering College
(UGC Autonomous)


II B.Tech 1-sem End Exam (Reg) - Dec - 2015

ANALOG & DIGITAL ELECTRONICS

PART-A

① A) Draw V-I characteristic of a p-n junction diode?

Ans A p-n junction diode conducts very small current in reverse bias, and in forward bias, exponential rise in current after the cut-in (knee) voltage of about $0.7V$ (Si) (or) $0.3V$ (Ge)




B) Because it converts AC to DC, 'rectifying'

C) Amplifier is a electronic device or circuit that increase the amplitude of a weak signal without changing the shape.

D) Biasing is needed to set the transistor's operating point (Q-point) so that it amplifies signal without distortion.

e Threshold voltage (V_{th}) is the minimum gate-to-source voltage required to create a conducting channel between drain & source.

f) CMOS logic circuit



g) Universal Gates are NAND & NOR, because any logic family (AND, OR, NOT, XOR etc) can be implemented using only NAND or only NOR.

b) App Applications of Mux are used in data routing, data routing, communication systems, function generation, parallel-to-serial conversion, and A/D design.

b) Shift register:- Shifts data left/right; used for data storage & transfer.
Ripple counter:- Counts pulses in binary; used for frequency division and timing.

i) Programmable memory are memory devices whose contents can be written (or) programmed by the user, such as PROM, EPROM, EEPROM & Flash.

2) A) when p-n junction diode is forward biased by a voltage V , the minority-carrier concentration at the edges of the depletion region increase according to Boltzmann relation

$$p_n(0) = p_{n0} e^{qV/kT}, \quad n_p(0) = n_{p0} e^{qV/kT}$$

the excess minority carriers injected are

$$\Delta p_n(0) = p_{n0} (e^{qV/kT} - 1) \quad \Delta n_p(0) = n_{p0} (e^{qV/kT} - 1)$$

the diffusion current densities at the edges of the depletion regions are

$$J_p = q \frac{D_p}{L_p} \Delta p_n(0), \quad J_n = q \frac{D_n}{L_n} \Delta n_p(0)$$

Total current density $J = J_n + J_p = q$

$$\frac{D_n}{L_n} n_{p0} + \frac{D_p}{L_p} p_{n0} (e^{qV/kT} - 1)$$

Let the term in brackets be the saturation current density J_s

$$J = A J = J_s (e^{qV/kT} - 1)$$

$$J_s = A q \frac{D_n}{L_n} n_{p0} + \frac{D_p}{L_p} p_{n0}$$

final diode current (Shockley) Eqⁿ

$$J = J_s (e^{qV/kT} - 1)$$

B) $T_1 = 300K, T_2 = 400K, J_{s1} = 7.5 \mu A$

$$J_s(T) = J_s(T_1) \frac{T_2}{T_1} \exp \left(-\frac{E_g}{k} \left(\frac{1}{T_2} - \frac{1}{T_1} \right) \right)$$

$$E_g = 1.12 \text{ eV}$$

$$k = 8.617 \times 10^{-5} \text{ eV/K}$$

Temp ratio: $\frac{T_2^3}{T_1^3} = \frac{400^3}{300^3} = (1.333)^3 = 2.37$

exponential term: $\frac{1}{T_2} - \frac{1}{T_1} = \frac{1}{400} - \frac{1}{300} \Rightarrow 0.0025 - 0.00333$



$$\frac{E_g}{k} = \frac{1.12}{8.617 \times 10^{-5}} = 12998, \Rightarrow \approx 4.8 \times 10^4$$

new saturation current

$$(I_{S2}) = 7.5 \times 10^{-6} \times 2.37 \times 4.8 \times 10^4$$

$$I_{S(400K)} \approx \underline{\underline{0.86 A}}$$

3 full wave rectifier.



→ Wave form behaviour with capacitor filter - (1m)

$$\Delta t = \frac{1}{2f}$$

⇒ Derive the ripple factor - (4m)

→ Capacitor discharge b/w peaks

$$\Delta t = \frac{1}{2f} \Rightarrow \Delta V = V_{pk} - V_{min} \approx \frac{I_L \Delta t}{C} = \frac{I_L}{C} \cdot \frac{1}{2f}$$

$$V_{r(ripple)} = \Delta V = \frac{I_L}{2fC}$$


⇒ RMS value of ripple $\Rightarrow V_{r(rms)} = \frac{\Delta V}{2\sqrt{3}}$

Sub ΔV :

$$V_{r(rms)} = \frac{I_L}{4\sqrt{3}fC}$$

⇒ ripple factor = $r = \frac{V_{r(rms)}}{V_{DC}} \Rightarrow \frac{1}{4\sqrt{3}fRC}$

Full-Wave Center-tapped Rectifier with capacitor



Describe the
o/p.

4 Multistage Amp: The transistor circuit which involves more than one stage (or) multi stages of amplification is called a multistage amp.



$$\text{i.e. } A = A_1 \times A_2 \times A_3 \dots \times A_n$$

$$A = \frac{V_{o1}}{V_{i1}} \times \frac{V_{o2}}{V_{i2}} \times \dots \times \frac{V_{on}}{V_{in}}$$

* Voltage Gain (A_v) = $\frac{\text{o/p Volt}}{\text{i/p Volt}}$

Stage 1 :- $A_{v1} = \frac{\text{o/p Volt of the first stage}}{\text{i/p Volt of the first stage}}$

$$A_{v1} = \frac{V_2}{V_1}$$

Stage 2 :- $A_{v2} = \frac{\text{o/p Volt of the 2nd stage}}{\text{i/p Volt of the 2nd stage}} = \frac{V_3}{V_2}$

$$A_v = \frac{V_2}{V_1} \times \frac{V_3}{V_2} \times \frac{V_4}{V_3} \times \dots \times \frac{V_n}{V_{in}}$$

$$A_v = A_{v1} \times A_{v2}$$

It can also be determined by using the relation

$$A_v = \frac{A_i R_{o1}}{R_{i1}}$$

5A the DC load line represents all possible combinations of transistor collector current I_C and collector-emitter volt- V_{CE} when only DC volt- & resistive load

$$V_{CE} = V_{CC} - I_C R_C$$


Where $V_{CE} \rightarrow$ Cutoff point-

$V_{CC}/R_C \rightarrow$ Saturation point-

the AC load line the Transistor behaviour for AC sig


$\rightarrow R_C$ in parallel with load resistor

$$R_{AC} = R_C \parallel R_L$$



5B fixed & self Bias circuit

Fixed bias circuit: A resistor R_B connects base directly to supply V_{CC} Another resistor R_C is connected from collector to V_{CC}




Base current $I_B = \frac{V_{CC} - V_{BE}}{R_B}$

Collector current $I_C = \beta I_B$

5
B


fixed bias circuit;



→ stability factor, S for fixed bias ckt
 $S = 1 + \beta$.

→ stability factor of this circuit is high, hence by indicating instability

* Self Bias




→ stability factor, S for self bias is

$$S = \frac{(1 + \beta) \left(1 + \frac{R_{th}}{R_E} \right)}{1 + \beta \left(\frac{R_{th}}{R_E} \right)}$$

→ stability factor of this ckt is much small when compared to the other ckt


⑥

MOSFET common source small-signal amplifier



→ Here, C_{C1} & C_{C2} are coupling capacitors & the C_S is by pass capacitor

Analysis: Small signal equivalent circuit for the common source MOSFET Amp



Here we calculate the i_p, o_p impedance, circuit & voltage gain similar to BJT & FET

→ i_p impedance $R_{in} = R_G$

→ o_p $R_{out} = r_o \parallel R_D$ (When $v_s = 0 \Rightarrow g_m v_{GS} = 0$)

→ voltage gain $A_v = \frac{v_o}{v_i} \Rightarrow A_v = -g_m (r_o \parallel R_D \parallel R_L)$

→ overall volt gain; $G_v = \frac{v_o}{v_s} = \frac{v_o}{v_i} \cdot \frac{v_i}{v_s} = A_v \frac{v_i}{v_s}$

$$G_v = \frac{-g_m (r_o \parallel R_D \parallel R_L) \cdot R_G}{R_G + R_s}$$

→ current gain $A_i = \frac{i_o}{i_i} \Rightarrow$ At the i_p $v_{GS} = i_i R_G$

$$A_{i_o} = \frac{i_o}{i_i} = \frac{-r_o \parallel R_D}{r_o \parallel R_D + R_L} g_m R_G$$

OR Gate

$z = x + y$

00	→ 0
01	→ 1
10	→ 1
11	→ 1

NOR Gate

$z = \overline{x + y}$

00	→ 1
01	→ 0
10	→ 0
11	→ 0


XOR

$z = x \oplus y$

00	→ 0
01	→ 1
10	→ 1
11	→ 0

7
B

CMOS (Complementary metal oxide - sic), it consists of
PMOS & NMOS Transistor.



V_{in}	Q_1	Q_2	V_{out}
0.0 (L)	OFF	ON	5.0 (H)
5.0 (H)	OFF	ON	0.0 (L)

Case (i) When V_{in} is low $\Rightarrow V_{out} = V_{DD}$

Case (ii) When V_{in} is high $\Rightarrow V_{out} = 0V$

Q2
 $f(A, B, C, D) = A'B'D' + A'CD + B'CD + A'C'D$, SOP & POS

find 'F' $\rightarrow$ Evaluate F for all 16 combinations (cases)
the $f=1$ for the following minterms.

~~0000~~ $\rightarrow m_0$
~~0001~~ $\rightarrow m_1$
~~001~~

0001 $\rightarrow m_1$
0011 $\rightarrow m_3$
0100 $\rightarrow m_4$
0101 $\rightarrow m_5$
0110 $\rightarrow m_6$
1011 $\rightarrow m_{11}$
1111 $\rightarrow m_{15}$

$$f = \sum m(1, 3, 4, 5, 6, 11, 15)$$

$\rightarrow$ canonical SOP

$$f = m_1 + m_3 + m_5 + m_6 + m_{11} + m_{15}$$

$$f = A'B'C'D + A'B'CD + A'BC'D + A'BCD + A'BCD + A'BCD + A'BCD$$

$\Rightarrow$ canonical POS = function $\Rightarrow$

$$\{0, 2, 7, 8, 9, 10, 12, 13, 14\}$$

$$f = \prod m(0, 2, 7, 8, 9, 10, 12, 13, 14)$$


$$f = (A+B+C+D)(A+B+C'+D)(A+B'+C'+D)$$

$$(A'+B+C+D)(A'+B+C'+D)(A'+B+C+D')(A'+B'+C+D)$$

$$(A'+B'+C'+D)(A'+B'+C+D)$$

$$m_0, m_2, m_7, m_8, m_9, m_{10}, m_{12}, m_{13}, m_{14}$$

⑨ 2-bit comparator using gates



Here $A = A_1 A_0$, $B = B_1 B_0$

$E = 1$ When $A = B$



$G = 1$ When $A > B$

$L = 1$ When $A < B$.

2-bit comparator used to compare 2 binary no. of each bits called a 2bit magnitude comparator.

Inputs				out put		
A_1	A_0	B_1	B_0	$A < B$	$A = B$	$A > B$
0	0	0	0	0	1	0
0	0	0	1	1	0	0
0	0	1	0	1	0	0
0	0	1	1	1	0	0
0	1	0	0	0	0	1
0	1	0	1	0	1	0
0	1	1	0	1	0	0
0	1	1	1	1	0	0
1	0	0	0	0	0	1
1	0	0	1	0	0	1
1	0	1	0	0	1	0
1	0	1	1	1	0	0
1	1	0	0	0	0	1
1	1	0	1	0	0	1
1	1	1	0	0	0	1
1	1	1	1	0	1	0


True Table of out put- $A > B$.




A < B

A \ B	0	1	0	1
0		1	1	1
1		1	1	1
0				
1				

$$\begin{aligned}
 A > B &= A_1 B_1' + A_0 B_1' B_0' + A_1 A_0 B_0 \\
 A = B &= A_1' A_0' B_1' B_0' + A_1' A_0 B_1 B_0 + A_1 A_0' B_1 B_0' \\
 &\quad + A_1 A_0 B_1' B_0' \\
 &= A_0' (\text{EX-NOR } B_0) (A_1 \text{ EX-NOR } B_1) \\
 A < B &= A_1' B_1 + A_0 B_1 B_0 + A_1' A_0' B_0
 \end{aligned}$$



S-R flip-flop :- circuit representation of clocked S-R FF using NAND.




Case (i)

- Case (i) $S=0, R=0 \rightarrow$ Hold mode.
 (ii) $S=0, R=1 \rightarrow$ Reset mode
 (iii) $S=1, R=0 \rightarrow$ Set mode
 (iv) $S=1, R=1 \rightarrow$ Invalid state

S	R	Q _{n+1}
0	0	Q _n
0	1	0
1	0	1
1	1	Indeterminate



J-K Flip Flop



operating mode	i/p		o/p	
	CLK	J	K	Effect on o/p Q.
Hold	$\neg$ L	0	0	No change
Reset	$\neg$ L	0	1	Reset to 0
Set	$\neg$ L	1	0	Set to 1
Toggle	$\neg$ L	1	1	change opposite state

(4)

Asynchronous up/down counter using JK f/f.



when -ve edge clock pulse is applied & i/p is 0 & 1
logic = 1

the o/p f/f will Toggle for every falling edge

(*) Design of 3-bit Asynchronous up/down counter

- ① i.e. that a mode control i/p (say m) is used for selecting up & down mode.
- ② A combinational circuit is required b/w each pair of f/f to decide whether to do up or down counting.

for $n=3 \Rightarrow \text{max count} = 2^3 - 1$

① Decision for mode control $\frac{1}{p}$

of previous flip

Q

Q'

combinational CKR

Y


When $m=0$ then $y=0 \Rightarrow$ up counter
When $m=1$ then $y=1 \Rightarrow$ down counter

m	q	q'	y
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1

m

	00	01	11	10
0	0	0	1	1
1	0	1	1	0

$$y = A + B$$
$$y = m'Q + mQ'$$



Time diagram Initially $Q_3 = 0$ & $Q_2 = 0$ $Q_1 = 0$

