[5+5]

Code No: 113BU

JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD B.Tech II Year I Semester Examinations, May/June - 2015 SWITCHING THEORY AND LOGIC DESIGN

(Common to ECE, EIE)

Time: 3 Hours

312

Ö.

25

额

\$ t

Max. Marks: 75

Note: This question paper contains two parts A and B.

Part A is compulsory which carries 25 marks. Answer all questions in Part A. Part B consists of 5 Units. Answer any one full question from each unit.

Each question carries 10 marks.

PART- A

(25 Marks) KFE. 100 1.a) Find the complement of (AB'+C)D'+E. [2M] What are single error detecting codes and how error detection is b) accomplished? [3M]c) What are static hazards? [2M] Explain the six variable Karnaugh map. d) [3M] Define sequential circuit and give example. e) [2M] Explain about clocked T flip-flop/ **f**) [3M] What is the difference between synchronous and asynchronous Sequential **g**) circuits? [2M] A 3-bit binary ripple counter uses T -flip-flops that trigger on the negative edge of h) the clock. What will be the count if complement outputs of the flip-flop are connected to the clock? Draw the timing waveform. [3M]What is the difference between flow chart and ASM chart? i) [2M]What are the capabilities of finite state machine? j) [3M]PART-B (50 Marks) 2.a) Find the 16's complement of AF3B. Formulate a weighted binary code for the decimal digits using weights 6,3,1,1. b) Implement F=(AB'+A'B)(C+D') using NAND gates. c) [2+4+4]3.a) Convert decimal 9126 to both BCD and ASCII codes. Show that a positive logic NAND gate is a negative logic NOR gate and vice. b) versa. Express the complement of $F(A,B,C,D)=\sum (0,2,6,11,13,14)$ in sum of min terms. c) -Use the tabulation procedure to generate the set of prime implicants and to 4.a) obtain all minimal expressions for the function: $F(w,x,y,z)=\sum (0,1,4,5,6,7,9,11,15) + \sum \varphi(10,14)$ Implement the function $F(A,B,C,D)=\sum (0,1,3,4,6,8,15)$ using required capacity b) decoder and logic gates. [5+5]OR 5.a) Design a BCD adder. Find all the prime implicants for the Boolean function: b) $F(w,x,y,z)=\sum (1,3,4,5,10,11,12,13,14,15)$ and find which are essential.

- With a neat diagram explain about D-Type positive edge triggered flip-flop. 6.a)
- Design a T flip-flop using JK flip-flop. Use k-maps for the design. b) [5+5]
- 7.aWhat is the difference between edge triggering and level triggering? Explain about Edge triggered JK flip-flop with a neat diagram.
 - Design a JK flip-flop using SR flip-flop. Use k-maps for the design. b) [5+5]
- 8.a) Design a sequential circuit with two D flip-flops A and B, and one input x. When x=0, the state of the circuit remains same. When x=1, the circuit goes through the state transitions from 00 to 01 to 11 to 10 back to 00, and repeats.
 - List the basic types of shift registers in terms of data movement. b) 444 ,851 (H)

San San

OR

Design a divide by 6 ripple counter using T flip-flops. 9.a)

44.

3959

344

201

£EQ.

2117

部域

95-24 95-24 95-24

SAL

撰程

254

敦煌

2000 2000 2000 2000

35

54

5

25071.

1152

- Design a counter using JK flip-flops with the repeated binary sequence b) 0,1,2,3,4,5,6. [5+5] SP3
- Explain the state minimization using merger graph and merger table. 10.a)
 - Explain the multiplexer method of implementing ASM charts. [5+5]

Determine the minimal state table equivalent to the state table given:

		-	5. (1977) 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
	P\$ NS,Z		
		x=0	/x=1/
	Ą	Ą,I	É,0
	$\mathbb{B} \setminus$	A,0	E,0
	\mathbb{C}	B,0 \	F,0\
	\mathbf{p}	B,0	¥,0/
	E /	`Ç,0 \	F,Y
	F	C,0	F,1
	(G -)~	_D,0 /	H,1
	Ĥ	D,0′	H,1

静心

åg E.

Draw the ASM chart and state table for a 2-bit counter having one enable line E b) such counting is enabled when E=1 and counting is disabled when E=0. [5+5]

36.5

--00000--