R13

Code No:	115EB (III)		, ,	****	INIO I				
JA'	WAHARLAL NEI	IRU TECHNOI	LOGICAL UNIV	VERSITY HYI	DERABAD.				
	B. Tech III	Year I Semester AR AND DIGIT	r Examinations,	March - 2017					
	LINE		SME, ECE, ETM)						
Time: 3 h	ours	(00	, , , , , , , , , , , , , , , , , , , ,	I	Max. Marks: 75				
* * * * * * * * * * * * * * * * * * *	*** **** * * * * * * * * * *	*****							
Note: Th	iis question paper co rt A is compulsory	ontains two parts	A and B.	all questions i	n Part Δ Part R				
Pa	nsists of 5 Units. A	nswer anv one fu	Il question from	each unit. Each	question carries				
10	marks and may hav	ve a, b, c as sub q	uestions.						
***	*** **********************************	:"": " na 1	RT - A	***					
* * * * * * * * * * * * * * * * * * *		PAI	KI - A	1,,,111,	(25 Marks)				
0					(22)				
1.a) Sh	ow the standard rep	resentation of IC	voltage regulato	r.	[2]				
	plain the precautio	ns that can be ta	aken to minimize	e the effect of	noise on an OP-				
	MP circuit.	si stablë state			[2]				
d) Dr	raw the circuit dia	agram of Second	d order high pa	ass filter and g	give its transfer				
function. [3]									
e) Li	st out different type	s of A/D converte	ers.	verter?	[2] [3]				
	hat do you mean by ve the working prin	ciple of analog m	or in an A/D conv oultiplexer:	verter:	[3] ::::::[2]				
g). ::: Gi h):	ow to interface the T	TL logic gates to	the CMOS logic	c? *******	[3]				
i) W	i) What is meant by state diagram? [2]								
j) W	rite the specification	ns of counter IC's	S.		[3]				
		PAI	RT - B						
	******	**************************************	*** **** *** ****	*** **** **** **** **** **** **** **** ****	(50 Marks)				
**	esign a differentiate	*o.* ; *	ill differentiate i	nnut signal wit	h f = 100Hz				
2. De	esign a differentiate	or circuit that wi	iii differentiate i	nput signai wit	[10]				
			OR						
3.a) W	hat are the differen	ces between the	inverting and no	on inverting terr	ninals? What do				
b) Ex	u mean by the term plain the method of	"virtual ground boosting the cur	rent of a three ter	rminal voltage r	egulator. [5+5]				
	- '								
4. De	esign and explain th			its characteristi	cs. [10]				
5 -) D	aw the circuit of Sc		OR	explain its oper	ation				
5.a)Dr b)::::Dr	aw the circuit of a I	PLL AM detector	and explain its c	peration	[5+5]				
*** * *	***								
6. Dr	aw the schematic	block diagram	of Dual-slope	A/D converter	and explain its				
op	eration. Derive exp		tput voltage V _o . OR		[10]				
7.a)W	hat is the conversion	n time of a 10 bit	successive appro	oximation ADC	if its input clock				
is	5 MHz?	****	**************************************		5× * * *				
b) Lis	st the specifications	of DAC.			[5+5]				

					*		
E	b) What	ind one active ing	by Carry propag	ation delay? D			
	10.a) Expla	ain operation of I	block diagram of DRAM cell array. t FIFO shift regist		nary adder/subtra	actor. [10]	
			t 4-bit synchronouructure of ROM.		using IC.	[5+5]	
K			00 (Ooo			
R.							
Ħ		QR.		SR.			
				SR			
				SR			3R