Code No: 124BU

Time: 3 Hours

JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD B.Tech II Year I Semester Examinations, March - 2017 SWITCHING THEORY AND LOGIC DESIGN (Common to ECE, EIE, ETM)

Note: This question paper contains two parts A and B. Part A is compulsory which carries 25 marks. Answer all questions in Part A. Part B consists of 5 Units. Answer any one full question from each unit. Each question carries 10 marks and may have a, b, c as sub questions. PART-A (25 Marks) 1.a)What are the different binary codes? [2] b) State and prove the Transposition theorem. [3] c) Define Essential prime implicant. [2] d) What is the procedure to design the combinational circuits? [3] Differentiate between flip flop and Latches. e): [2]

- fWhat is race around condition?
- Give the advantages and disadvantages of Ring Counter. **g**)
- h) What do you mean by State table?
- i) How do you obtain the maximal compatibles from the merger table?
 - What are features of ASM chart?

PART-B

- Perform the XS-3 subtraction for the following using 9's and 10's complement methods 2.a) 96.235_{10} -125.68₁₀.
- Implement the Hamming code if the receiver receives the data bits as 10100101. [5+5] b)

OR

- How many logic gates are require implementing the following function. 3.a) F=AB'C+A'BCD+E'F'+ADF.
 - b) Obtain the SOP of A+BC'+ABD'+ABCD.
- Simplify the Boolean Expression $f = \sum m(0, 1, 2, 5, 6, 7, 9, 11, 12, 13, 14, 15, 17, 21, 27, 29, 31)$ 4.a) in SOP and POS using mapping method.
- Obtain b) the set of prime implicates from the Boolean Expression $f = \sum m(0,1,2,5,6,7,8,9,10,12,13,14,15)$ and realize into NAND logic. [5+5]

OR

5.a) Design code converter for 4bit BCD to 4bit XS-3.

The circuit receives 4 bit 5211 BCD code. Design the minimum circuit to detect the b) decimal numbers 1,2,3,6,7 and 8. Implement in universal logic. [5+5]

R15

Max. Marks: 75

(50 Marks)

[5+5]

[3]

[2]

[3]

[2]

[3]

O_{j} Conv	ert JK type i	flip flo	p to T t	ype flip f	lop.	1	[5+5]
	21	a secolaria secolaria		· · · · · · · · · · · · · · · · · · ·)R		[2(5]
7.a) Discu	uss about th	ming a	and trig	gering co	onsideration	s of the flip-flor	and explain cloc
skew	. –	0	0	0 0		1 1	1
b) Com	pare and Cor	ntrast c	ombina	tional an	d Sequential	Circuits.	[5+5]
8.a) Desig	gn a 4 bit syr	nchrono	ous cou	nter using	g JK flip flog	ps.	inter i i
b) Desig	gn divided b	y 6 rip	ple dow	n counte	r that counts	s down from 7 ar	nd use flip flops that
are to	ggle on posi	itive to	negativ	e transiti	ons, and tak	e outputs off the	Q lead. [5+5]
	n on oounal					· · · · · · · · · · · · · · · · · · ·	
(a) Desig	lete positive	nonous	s circu	its that v	d on the M l	eceived on the	N lines only after a
h) Desig	n pulse trair	, gener	nas Dee	anerate i	the sequence	nne.	·
U) Desig	in pulse train	i gener		generate	the sequence		[3+3]
b) Giv (inc) De	ve proper ass sign the circ	signme uit usir	nt ng D typ	be flip flo	pp.		[10]
a) Fin (;;;;;b) Giv (;;;c) De	ve proper ass sign the circ	signme uit usir PS	nt ng D ty _I NS	pe flip flo	op.		[10]
b) Giv	ve proper ass sign the circ	signme uit usir PS	nt ng D typ NS	pe flip flo	op. OUT PUT	V 1	[10]
a) Fin (;;;;;b) Giv (;;c) Des	ve proper ass sign the circ	signme uit usir PS	nt ng D typ NS X=0	X=1	OUT PUT X=0	X=1	[10]
b) Giv	ve proper ass sign the circ	PS A B	nt ng D typ NS X=0 A	x=1 E	OUT PUT X=0	X=1 0	[10]
b) Giv	sign the circ	PS A B	nt ng D typ NS X=0 A	x=1 E	OUT PUT X=0	X=1 0 0	
b) Giv	sign the circ	PS A B C D	nt ng D typ NS X=0 A A B B B	x=1 E F E	op. OUT PUT X=0 1:::::: 0. 0	X=1 0 **** 0 **** 0	- [10]
b) Giv	sign the circ	PS A B C D E	nt ng D typ NS X=0 A A B B B C	x=1 E F F G	$\begin{array}{c} \text{OUT} \\ \text{PUT} \\ \text{X=0} \\ 1 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0$	X=1 0 **** 0 **** 0 0 0 0	[10]
b) Giv	sign the circ	PS A B C D E F	nt ng D typ NS X=0 A A B B B C C	X=1 E F G G	OUT PUT X=0 1 0 0 0 0 0 0 0 0 0 0 0	X=1 0 0 0 0 1 1	
b) Giv	in equivalent ve proper ass sign the circ	PS PS A B C D E F G	nt ng D typ NS X=0 A A B B B C C C D	x=1 E F G G H	$\begin{array}{c} \text{OUT}\\ \text{PUT}\\ \text{X=0}\\ 1\\ 0\\ 0\\ 0\\ 0\\ 0\\ 0\\ 0\\ 0\\ 0\\ 0\\ 0\\ 0\\ 0\\$	X=1 0 0 0 0 1 1 1	
a) Fin b) Giv c) Des	ign the circ	PS PS A B C D E F G H	nt ng D typ NS X=0 A A B B B C C C D	x=1 E F G G H H	$\begin{array}{c} \text{OUT} \\ \text{PUT} \\ \text{X=0} \\ 1 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0$	X=1 0 0 0 1 1 1 1	
b) Giv	e proper ass sign the circ	PS A B C D E F G H	nt ng D ty NS X=0 A A B B B C C C D	X=1 E F F G G H H	OUT PUT X=0 1 0	X=1 0 0 0 0 1 1 1 1	
b) Giv	ve proper ass sign the circ	PS PS A B C D E F G H	nt ng D typ NS X=0 A A B B B C C C D	x=1 E F G G G H H H	op. OUT PUT X=0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	X=1 0 0 0 0 1 1 1 1	

then if XY=00 go to T2, if XY=01 go to T3 and design its control circuit using

a) D flip flop and Decoder

b) Input multiplexer and register.

c) Show the exit paths in an ASM block for all binary combinations of control variables X,Y and Z start from an initial state. [10]

---00000----