Code No: 09A60502

JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY, HYDERABAD B. Tech III Year II Semester Examinations, November/December-2013 VLSI DESIGN

(Computer Science and Engineering)

Time: 3 hours

8.a)

b)

Max. Marks: 75

[8+7]

Answer any five questions All questions carry equal marks

1.a) Discuss fabrication differences between NMOS and CMOS technologies. Which fabrication is preferred and why? b) Explain about Ion Implantation process of IC Fabrication. [8+7]2.a) Derive the relation between I_{DS} and V_{DS} of a MOSFET. Draw the circuit for NMOS inverter and explain its operation. [8+7]b) 3.a) What is a stick diagram? Draw the stick diagram and layout for a CMOS inverter. b) What are the effects of scaling on Vt? What are design rules? Why is metal-metal spacing larger than poly-poly spacing. c) [5+5+5] 4.a) Draw the CMOS circuit to realize the Boolean expression y = A-B, and explain the same. What is meant by fan-in and fan-out of a gate? b) [8+7]5.a) Draw and explain the layout for a combinational adder appropriate for a datapath. Draw the serial/parallel multiplier structure and explain how multiplication b) is performed. [8+7]Draw the circuit for 4 transistor SRAM and explain its working. 6.a) Draw the one cell dynamic RAM circuit and explain its working. b) [8+7]7.a) Draw and explain the FPGA chip architecture. Draw and explain the AND/OR representation of PLA. [8+7]b)

Why chip testing is needed? At what levels testing a chip can occur?

Explain about system level test techniques.