R15

[5+5]

Code No: 124AF

b)

Explain about multiple always blocks.

JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD B. Tech II Year II Semester Examinations, December - 2017 DIGITAL DESIGN USING VERILOG HDL

Ż.		Manual Committee of the	70 a 10 a	tion Engineering		
Time:	3 Hours	/			Max. Marks:	75
Note:		lsory which ca s of 5 Units	rries 25 marks. Answer any	Answer all quest	tion from each	unit.
	,				(2	5 Marks)
1.a) b) c) d) e) f) g) h) i)	Explain about st Define logic lev What is drive str Explain NOR ga Define fork-join Define force-rel Design verilog r What is recursiv Write a short no Explain about in	els relevant to rength of a deverte primitive we block. ease construct nodule for 4-be function te on design verse.	ice or gate in ve ith example. with an example it full adder usin		itors.	[2] [3] [2] [3] [2] [3] [2] [3] [2] [3] [2] [3]
	8R	3R.	PART-B	8R	(5	0 Marks)
2.a) b)	Explain the synt Classify the data			٠.		[5+5]
3.a) b)	Explain differen What are the fun		gn description in		I)? Explain.	[5+5]
4.a)	Write notes on tables.	tristate gates.	Give the releva	ant syntax, logic	diagrams and	excitation
b)	Discuss about st	rings in detail.	OR	v - V	•	[5+5]
5.a) b)	Explain continou Write about net	delay with an e	example	8R	SK	[5+5]
6.a)	Design verilog n					F.W. = 3
b)	Write test bench	simulation res	ults of above qu OR	estion with expla	anation.	[5+5]
7.a)	Write the differe	nces between		ork-join blocks.		
,						20

	3R 3R			
8.a) b)	What do you mean by user do Explain briefly the module pa	[5+5]		
9.a) b)	Discuss the basic transistor so Explain the computer directive			[5+5]
10.a) b)	Write and explain the verilog Discuss setup hold, width and	[5+5]		
11.a) b)	Explain cross coupled NOR I What are the various sequenti	[5+5]		
	3R 8R	00000		
	and the state of t	engan o a		



R 3R 3R 3R 3R 3R 3R

3R 8R 8R 8R 8R 8R

8R 8R 8R 8R 8R 8R