Code No: 5455AP



JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD

M. Tech II Semester Examinations, June/July - 2018 SYSTEM ON CHIP ARCHITECTURE
(Embedded Systems)

	(Embedded Systems)	
Note:	This question paper contains two parts A and B.	75/8
	Part A is compulsory which carries 25 marks. Answer all questions in Part A. Part consists of 5 Units. Answer any one full question from each unit. Each question carri	
	10 marks and may have a, b, c as sub questions.	.CS
	DADT A	
48	8 8 SMarks =	25
1.a)	Mention about the system level interconnections and their applications. [5]	
b)	Distinguish between the more robust processors and vector processors. [5]	
c)	Mention the different Write Policies used in memory design for SOC. [5]	
d)	Discuss the effects of bus transactions and contention time. [5]	
(8 ^{e)}	Write about the Design and evaluation procedures. [5]	(8
	$5 \times 10 \text{ Marks} = $	50
2.	OR	0]
3,	Write about the SOC memory and addressing requirements and discuss about t	he
<3	KO KO KO KO KO I	
4.a) b)	Discuss the process of minimizing pipeline delays in SOC. Briefly explain about the instruction decoders and interlocks. [5+]	-51
-	OR	~]
5.	Explain the basic concepts in processor micro architecture and discuss about the vect processors.	tor 0]
⟨86.		of 8
7	OR Describe the different types of Caches and differentiate split-I, D-cache, multilev	vel
		0]
√	Discuss the SOC Standard Buses and write about the bus models with their componer in brief.	nts Q1
	$1 \land 0 \qquad 1 \land 0 \qquad 1 \land 0 \qquad 1 \land 0 \qquad 1$	
9.	Discuss about the Instance Specific design in SOC and write about the Customizate Soft Processor and its requirements.	ole [0]
10.	Describe the approaches for designing SOC devices with their required specifications	
	[1	0]
<811.	Explain about the quick MIPS block diagram for the AES SOC system.	6 8 B