

**UNIT-I**  
**INTRODUCTION TO EMBEDDED SYSTEMS**

Part - A (2 MARKS)

**1. Define a System.**

A way of doing one or more tasks according to a program.

**2. What is an embedded system?**

An embedded system employs a combination of hardware & software (a "computational engine") to perform a specific function; is part of a larger system that may not be a "computer"; works in a reactive and time-constrained environment

**3. What are the typical characteristics of an embedded system?**

Typical characteristics:

Perform a single or tightly knit set of functions;

Increasingly high-performance & real-time constrained;

Power, cost and reliability are often important attributes

That influence design;

Application specific processor design can be a significant component of some embedded systems.

Other characteristics:

- Application specific
- Digital signal processing in ECS
- Reactive
- Real-time
- Distributed

**4. What are the advantages of embedded system?**

Advantages:

Customization yields lower area, power, cost, etc.,

## **5. What are the disadvantages of embedded system?**

Disadvantages:

Higher HW/software development overhead design, compilers, debuggers, etc., may result in delayed time to market!

## **6. What are the applications of an embedded system?**

Embedded Systems: Applications:

- Consumer electronics, e.g., cameras, camcorders, etc.,
- Consumer products, e.g., washers, microwave ovens, etc.,
- Automobiles (anti-lock braking, engine control, etc.,)
- Industrial process controllers & avionics/defense applications
- Computer/Communication products, e.g., printers, FAX machines, etc.,
- Emerging multimedia applications & consumer electronics

## **7. What are the various embedded system designs Modeling Refining (or "partitioning")**

HW-SW partitioning

## **8. What are the complicating factors in embedded design?**

Complicating factors in the design of embedded systems

- Many of the subtasks in design are intertwined.
- Allocation depends on the partitioning, and scheduling presumes a certain allocation.
- Predicting the time for implementing the modules in hardware or software is not very easy, particularly for tasks that have not been performed before.

## **9. What are the real-time requirements of an embedded system?**

Hard-real time systems: where there is a high penalty for missing a deadline e.g., control systems for aircraft/space probes/nuclear reactors; refresh rates for video, or DRAM. Soft realtime

systems: where there is a steadily increasing penalty if a deadline is missed.

e.g., laser printer: rated by pages-per-minute, but can take differing times to print a page (depending on the \"complexity\" of the page) without harming the machine or the customer.

## **10. What are the functional requirements of embedded system?**

Data Collection

- Sensor requirements
- Signal conditioning
- Alarm monitoring

Direct Digital Control

- Actuators

Man-Machine Interaction

- informs the operator of the current state of the controlled object
- assists the operator in controlling the system.

## **11. What are the main components of an embedded system?**

Three main components of embedded systems:

1. The Hardware
2. Application Software
3. RTOS

## **12. Define embedded microcontroller.**

An embedded microcontroller is particularly suited for embedded applications to perform dedicated task or operation.

Example: 68HC11xx, 8051, PIC, 16F877, etc.,

## **13. Explain digital signal processing in embedded system continued digitization of signals**

increasing the role of DSP in ES.

- Signals are represented digitally as sequence of "samples"
- ADC's are moving closer to signals

## **14. What are the various classifications of embedded systems?**

1. Small scale embedded systems
2. Medium scale embedded systems
3. Sophisticated embedded systems

**15. What are the two essential units of a processor on an embedded system?**

1. Program flow control unit (CU)
2. Execution unit (EU)

**16. What does the execution unit of a processor in an embedded system do?**

The execution unit implements data transfer and data conversion. It includes ALU and circuits that execute instruction for jump, interrupt, etc.,

**17. Give examples for general purpose processor.**

1. Microprocessor
2. Microcontroller
3. Embedded processor
4. Digital Signal Processor
5. Media Processor

**18. Define microprocessor.**

A microprocessor fetches and processes the set of general-purpose instructions such as data transfer, ALU operations, stack operations, I/O operations and other program control operations.

**19. When is Application Specific System processors (ASSPs) used in an embedded system?**

An ASSP is dedicated to real-time video processing applications such as video conferencing, video compression and decompression systems. It is used as an additional processing unit for running application specific tasks in the place of processing using embedded software.

**20. What is the need for LCD and LED displays?**

Uses of LCD and LED display:

1. It is used for displaying and messaging.
2. Example: Traffic light status indicator, remote controls, signals, etc.,
3. The system must provide necessary circuit and software for the output to LCD controller.

### **21. Define ROM image.**

ROM image in a system memory consists of:

Boot-up program, stack address pointer, program counter address pointer, application tasks, ISRs, input data, RTOS and vector addresses.

Bytes at each address must be defined to create ROM image.

### **22. Define device driver.**

A device driver is software for controlling, reading, sending a byte of stream of bytes from/to the device.

### **23. Give some examples for small scale embedded systems.**

68HC05, PIC 16F8x, 8051, etc.,

### **24. Give some examples for medium scale embedded systems**

8051, 80251, 80x86, 80196, 68HC11xx

### **25. Give some examples for sophisticated embedded systems**

ARM7, Power PC, Intel 80960, etc.,

### **26. Give the reactivity in embedded system.**

Closed systems

- Execution indeterminacy confined to one source
- Causal relations are easily established.

Open systems

- Indeterminacy from multiple sources, not controllable or observable by the programmer not possible to infer causal relations

### **27. Explain distributed systems.**

- Consist of components that may necessarily be physically distributed.
- Consist of communicating processes on multiple processors and/or dedicated hardware connected by Communication links.

- Motivation:

economical

multiple processors to handle multiple time-critical tasks

physically distributed

Devices under control may be physically distributed.

## **28. What are the various embedded system requirements**

Types of requirements imposed by embedded applications:

- R1 Functional requirements
- R2 Temporal requirements
- R3 Dependability requirements

## **29. What are the temporal requirements?**

Tasks may have deadlines

- Minimal latency jitter
- Minimal error detection latency
- Timing requirements due to tight software control loops
- Human interface requirements.

## **30. Give the classification of embedded system.**

- Multi-dimensional classifications
- Hard versus software systems
- Fail-safe versus fail-operational systems
- Guaranteed-response versus best-effort
- Resource-adequate versus resource-inadequate
- Event-triggered versus time-triggered.

## **31. What are the types of programmable logic?**

PLDs,CPLDs,FPGAs

### **32. Explain the VLSI design Flow.**

The design process, at various levels, is usually evolutionary in nature. It starts with a given set of requirements. Initial design is developed and tested against the requirements. When requirements are not met, the design has to be improved. If such improvement is either not possible or too costly, then the revision of requirements and its impact analysis must be considered. The Y-chart (first introduced by D.Gajski) shown in Fig. 1.4 illustrates a design flow for most logic chips, using design activities on three different axes (domains) which resemble the letter Y.

### **33. Give the VLSI design hierarchy**

The use of hierarchy or "divide and conquer" technique involves dividing a module into sub-modules and then repeating this operation on the sub-modules until the complexity of the smaller parts becomes manageable. This approach is very similar to the software case where large programs are split into smaller and smaller sections until simple subroutines,

### **34. What are embedded cores?**

More and more vendors are selling or giving away their processors and peripherals in a form that is ready to be integrated into a programmable logic-based design. They both recognize the potential for growth in the system-on-a-chip area and want a piece of the royalties or want to promote the use of their particular FPGA or CPLD by providing libraries of ready-to-use building blocks. Either way, you will gain with lower system costs and faster time-to-market.

### **35. What are hybrid chips?**

The vendors of hybrid chips are betting that a processor core embedded within a programmable logic device will require far too many gates for typical applications. So they've created hybrid chips that are part fixed logic and part programmable logic. The fixed logic contains a fully functional processor and perhaps even some on-chip memory. This part of the chip also interfaces to dedicated address and data bus pins on the outside of the chip. Application-specific peripherals can be inserted into the programmable logic portion of the chip, either from a library of IP cores or the customer's own designs.

### **36. What do you mean by gatecounts?**

The gate count by itself is almost useless. Different vendors use different measures: number of available gates, equivalent number of NAND gates, equivalent number of gates in a PLD, equivalent number of gates in an ASIC, etc. You simply can't compare these numbers across vendors. A better comparison can be made in terms of numbers of registers (flipflops) and I/O pins.

### **37. What is prototyping?**

Many times a CPLD or FPGA will be used in a prototype system. A small device may be present to allow the designers to change a board's glue logic more easily during product development and testing. Or a large device may be included to allow prototyping of a system-on-a-chip design that will eventually find its way into an ASIC. Either way, the basic idea is the same: allow the hardware to be flexible during product development. When the product is ready to ship in large quantities, the programmable device will be replaced with a less expensive, though functionally equivalent, hard-wired alternative

### **38. Give the internal structure of FPGA**

The development of the FPGA was distinct from the PLD/CPLD evolution just described. This is apparent when you look at the structures inside. Figure 2 illustrates a typical FPGA architecture. There are three key parts of its structure: logic blocks, interconnect, and I/O blocks. The I/O blocks form a ring around the outer edge of the part. Each of these provides individually selectable input, output, or bi-directional access to one of the general-purpose I/O pins on the exterior of the FPGA package. Inside the ring of I/O blocks lies a rectangular array of logic blocks. And connecting logic blocks to logic blocks and I/O blocks to logic blocks is the programmable interconnect wiring.

### **39. Define FPGAs**

Field Programmable Gate Arrays (FPGAs) can be used to implement just about any hardware design. One common use is to prototype a lump of hardware that will eventually find its way into an ASIC.



#### **40. Define PLDs**

At the low end of the spectrum are the original Programmable Logic Devices (PLDs). These were the first chips that could be used to implement a flexible digital logic design in hardware. In other words, you could remove a couple of the 7400-series TTL parts (ANDs, ORs, and NOTs) from your board and replace them with a single PLD. Other names you might encounter for this class of device are Programmable Programmable Array Logic (PAL), and Generic Array Logic (GAL).

#### **41. What are dependability requirements of an embedded system?**

- Safety
- Critical failure modes
- Certification
- Maintainability
- MTTR in terms of repairs per hour
- Availability
- $A = \text{MTTF} / (\text{MTTF} + \text{MTTR})$
- Security

#### **42. Give the diversity of embedded computing**

Diversity in Embedded Computing

Pocket remote control RF transmitter 100

KIPS, crush-proof, long battery life

Software optimized for size

Industrial equipment controller

1 MIPS, safety-critical, 1 MB memory

## UNIT 2

### **8051 was developed using which technology?**

Intel's original MCS-51 family was developed using [NMOS](#) technology, but later versions, identified by a letter C in their name (e.g., 80C51) used [CMOS](#) technology and consume less power than their NMOS predecessors. This made them more suitable for battery-powered devices.

### **Why 8051 is called 8 bit microcontroller?**

The Intel 8051 is an 8-bit microcontroller which means that most available operations are limited to 8 bits.

### **What is the width of data bus?**

8-bit data bus

### **What is the width of address bus?**

16-bit address bus

### **List out the features of 8051 micro controller?**

- 40 Pin IC.
- 128 bytes of RAM.
- 4K ROM.
- 2 Timers (Timer 0 and Timer 1).
- 32 Input/ Output pins.
- 1 serial port.
- 6 Interrupts (Including Reset).

### **On-chip RAM is also called \_\_\_\_\_ memory?**

Direct memory

### **What location code memory space and data memory space begins?**

At location 0x00 for internal or external memory

### **How Much on chip RAM is available?**

128 bytes of RAM (from 0x00 to 0x7F) and can be used to store data.

### **With 12 MHz clock frequency how many instructions (of 1 machine cycle and 2 machine cycle) it can execute per second?**

A cycle is, in reality, 12 pulses of the crystal. That is to say, if an instruction takes one machine cycle to execute, it will take 12 pulses of the crystal to execute. Since we know the crystal is pulsing 11,059,000 times per second and that one machine cycle is 12 pulses, we can calculate how many instruction cycles the 8051 can execute per second:

$$11,059,000 / 12 = 921,583$$

This means that the 8051 can execute 921,583 single-cycle instructions per second. Since a large number of 8051 instructions are single-cycle instructions it is often considered that the 8051 can execute roughly 1 million instructions per second, although in reality it is less—and, depending on the instructions being used, an estimate of about 600,000 instructions per second is more realistic.

### **What are the types of interrupts in 8051?**

- External interrupt 0 (IE0) has highest priority among interrupts.
- Timer interrupt 0 (TF0)
- External interrupt 1 (IE1)
- Timer interrupt 1 (TF1) has lowest priority among other interrupts.
- Serial port Interrupt
- Reset.

### **What are the four distinct types of memory in 8051?**

- Internal RAM
- Special function registers
- Program memory
- External data memory


**Internal RAM is located from address 0x00 to \_\_\_?**

Internal RAM in 8051 is located from address 0 to address 0xFF. IRAM from 0x00 to 0x7F can be accessed directly. IRAM from 0x80 to 0xFF must be accessed indirectly.

**Tell the addresses which are bit addressable?**

The bit addressable memory in 8051 is composed from 210 bits: bit address space: 20H – 2FH bytes RAM = 00H – 7FH bits address, SFR registers.

**Write a program to toggle all bits of P1 every 200ms.**



```
MOV A,#55H
AGAIN: MOV P1,A
ACALL DELAY
CPL A
SJMP AGAIN
DELAY:
MOV R5,#9
HERE1: MOV R4,#242
HERE2: MOV R3,#255
HERE3: DJNZ R3,HERE3
DJNZ R4,HERE2
DJNZ R5,HERE1
RET
```

```
1      MOV A,#55H
2      AGAIN: MOV P1,A
3          ACALL DELAY
4          CPL A
5          SJMP AGAIN
6      DELAY:
7          MOV R5,#9
8      HERE1: MOV R4,#242
9      HERE2: MOV R3,#255
10     HERE3: DJNZ R3,HERE3
11         DJNZ R4,HERE2
12         DJNZ R5,HERE1
13         RET
```

Here the delay produced is  $9 \times 255 \times 4 \mu\text{C} \times 90 = 199,940$  micro seconds.

- CPL is used to toggle the bits of P1.
- Short jump is just to produce a continuous loop.

**What is lst file?**

- This file is also called as list file.
- It lists the opcodes, addresses and errors detected by the assembler.
- List file is produced only when indicated by the user.

- It can be accessed by an editor and displayed on monitor screen or printed.

Programmer uses this file to find the syntax errors and later fix them.

### How is a program executed' bit by bit' or' byte by byte'?

#### EXAMPLE

ADDRESS	OPCODE	PROGRAM
1 0000		ORG 0H
2 0000	7D25	MOV R5,#25H
3 0002	7F34	MOV R7,#34H
4 0004	2D	ADD A, R5
5 0005		END

- A program is always executed byte by byte.
- Firstly, 1st opcode 7D is fetched from location 0000 and then the value 25 is fetched from 0001.
- 25 is then placed in the register R5 and program counter is incremented to point 0002.
- On execution of opcode 7F, value 34 is copied to register R7.
- Then addition of contents of R5 and accumulator takes place.
- Here all the opcodes are 8 bit forming a byte

#### Explain DB.

- DB is called as define byte used as a directive in the assembler.
- It is used to define the 8 bit data in binary, hexadecimal or decimal formats.
- It is the only directive that can be used to define ASCII strings larger than two characters.
- DB is also used to allocate memory in byte sized chunks.
- The assembler always converts the numbers into hexadecimal.

#### What is EQU?

- EQU is the equate assembler directive used to define a constant without occupying a memory location.

- It associates a constant value with data label.
- Whenever the label appears in the program, constant value is substituted for label.
- Advantage: The constant value occurring at various positions in a program can be changed at once using this directive.
- Syntax: label EQU constant value

### **How are labels named in assembly language?**

- Label name should be unique and must contain alphabetic letters in both uppercase and lowercase.
- 1st letter should always be an alphabetic letter.
- It can also use digits and special characters? , , @ , \_ , \$ .
- Label should not be one of the reserved words in assembly language.
- These labels make the program much easier to read and maintain.

### **What are the types of interrupts in 8051?**

- External interrupt 0 (IE0) has highest priority among interrupts.
- Timer interrupt 0 (TF0)
- External interrupt 1 (IE1)
- Timer interrupt 1 (TF1) has lowest priority among other interrupts.
- Serial port Interrupt
- Reset.

### **What are the four distinct types of memory in 8051?**

- Internal RAM
- Special function registers
- Program memory
- External data memory


**Internal RAM is located from address 0x00 to \_\_\_?**

Internal RAM in 8051 is located from address 0 to address 0xFF. IRAM from 0x00 to 0x7F can be accessed directly. IRAM from 0x80 to 0xFF must be accessed indirectly.

**Tell the addresses which are bit addressable?**

The bit addressable memory in 8051 is composed from 210 bits: bit address space: 20H – 2FH bytes RAM = 00H – 7FH bits address, SFR registers.

**Write a program to toggle all bits of P1 every 200ms.**



```
MOV A,#55H
AGAIN: MOV P1,A
ACALL DELAY
CPL A
```

```
1      MOV A,#55H
2      AGAIN: MOV P1,A
3          ACALL DELAY
4          CPL A
5          SJMP AGAIN
6      DELAY:
7          MOV R5,#9
8      HERE1: MOV R4,#242
9      HERE2: MOV R3,#255
10     HERE3: DJNZ R3,HERE3
11         DJNZ R4,HERE2
12         DJNZ R5,HERE1
13     RET
```

Here the delay produced is  $9 \times 255 \times 4 \mu\text{s} \times 90 = 199,940$  micro seconds.

- CPL is used to toggle the bits of P1.
- Short jump is just to produce a continuous loop.

**What is lst file?**

- This file is also called as list file.
- It lists the opcodes, addresses and errors detected by the assembler.
- List file is produced only when indicated by the user.

- It can be accessed by an editor and displayed on monitor screen or printed.

Programmer uses this file to find the syntax errors and later fix them.

### How is a program executed' bit by bit' or' byte by byte'?

EXAMPLE

ADDRESS	OPCODE	PROGRAM
1 0000		ORG 0H
2 0000	7D25	MOV R5,#25H
3 0002	7F34	MOV R7,#34H
4 0004	2D	ADD A, R5
5 0005		END

- A program is always executed byte by byte.
- Firstly, 1st opcode 7D is fetched from location 0000 and then the value 25 is fetched from 0001.
- 25 is then placed in the register R5 and program counter is incremented to point 0002.
- On execution of opcode 7F, value 34 is copied to register R7.
- Then addition of contents of R5 and accumulator takes place.
- Here all the opcodes are 8 bit forming a byte

### Explain DB.

- DB is called as define byte used as a directive in the assembler.
- It is used to define the 8 bit data in binary, hexadecimal or decimal formats.
- It is the only directive that can be used to define ASCII strings larger than two characters.
- DB is also used to allocate memory in byte sized chunks.
- The assembler always converts the numbers into hexadecimal.

### What is EQU?

- EQU is the equate assembler directive used to define a constant without occupying a memory location.



- It associates a constant value with data label.
- Whenever the label appears in the program, constant value is substituted for label.
- Advantage: The constant value occurring at various positions in a program can be changed at once using this directive.
- Syntax: label EQU constant value

### **How are labels named in assembly language?**

- Label name should be unique and must contain alphabetic letters in both uppercase and lowercase.
- 1st letter should always be an alphabetic letter.
- It can also use digits and special characters? , . , @ , \_ , \$ .
- Label should not be one of the reserved words in assembly language.
- These labels make the program much easier to read and maintain.

## **UNIT 3**

### **1. Give the summary of I/O devices used in embedded system**

Program, data and stack memories occupy the same memory space. The total addressable memory size is 64 KB.

Program memory - program can be located anywhere in memory. Jump, branch and call instructions use 16-bit addresses, i.e. they can be used to jump/branch anywhere within 64 KB. All jump/branch instructions use absolute addressing.

Data memory - the processor always uses 16-bit addresses so that data can be placed anywhere. Stack memory is limited only by the size of memory. Stack grows downward.

First 64 bytes in a zero memory page should be reserved for vectors used by RST instructions.

I/O ports

256 Input ports

256 Output ports

Registers

Accumulator or A register is an 8-bit register used for arithmetic, logic, I/O and load/store operations.

## **2. Define bus.**

Buses: The exchange of information.

Information is transferred between units of the microcomputer by collections of conductors called buses.

There will be one conductor for each bit of information to be passed, e.g., 16 lines for a 16 bit address bus. There will be address, control, and data buses

## **3. What are the classifications of I/O devices?**

- i. Synchronous serial input and output
- ii. Asynchronous serial UART input and output
- iii. Parallel one bit input and output
- iv. Parallel port input and output

## **4. Give some examples for serial input I/O devices.**

Audio input, video input, dial tone, transceiver input, scanner, serial IO bus input, etc.,

## **5. Give the steps for accomplishing input output data transfer**

Accomplishing input/output data transfer

There are three main methods used to perform/control input/output data transfers. They are,

- Software programming (scanning or polling)
- interrupt controlled
- Direct memory access (DMA)

## **6. Give the limitations of polling technique.**

The polling technique, however, has limitations.

- It is wasteful of the processors time, as it needlessly checks the status of all devices all the time.
- It is inherently slow, as it checks the status of all I/O devices before it comes back to check any

given one again.

- When fast devices are connected to a system, polling may simply not be fast enough to satisfy the minimum service requirements. Priority of the device is determined

### **7. What do you mean by bus arbitration?**

Bus Arbitration

Most processors use special control lines for bus arbitration, ie, controlling the use of the address and data bus,

- An input which the DMAC uses to request the bus
- An output(s) indicating the bus status
- An output indicating acceptance of the DMAC's bus request

### **8. What are the two characteristics of synchronous communication?**

- Bytes/frames maintain constant phase difference and should not be sent at random time intervals. No handshaking signals are provided during the communication.
- Clock pulse is required to transmit a byte or frame serially. Clock rate information is transmitted by the transmitter.

### **9. What do you mean by asynchronous communication?**

The most basic way of sharing data is by copying the data in question to each server. This will only work if the data is changed infrequently and always by someone with administrative access to all the servers in the cluster

.

### **10. What are the characteristics of asynchronous communication?**

- Variable bit rate - need not maintain constant phase difference
- Handshaking method is used
- Transmitter need not transmit clock information along with data bit stream

### **11. What are the three ways of communication for a device?**

- i. Separate clock pulse along with data bits
- ii. Data bits modulated with clock information
- iii. Embedded clock information with data bits before transmitting

## **12. Expand a) SPI b) SCI**

SPI - SERIAL PERIPHERAL INTERFACE

SCI - SERIAL COMMUNICATION INTERFACE

## **13. What are the features of SPI?**

- SPI has programmable clock rates
- Full-duplex mode
- Crystal clock frequency is 8MHz
- Open drain or totempole output from master to slave

## **14. Define software timer.**

A software timer is software that executes the increase/decrease count value on an interrupt from timer or RTC. Software timer is used as virtual timing device.

## **15. What are the forms of timer?**

- Hardware interrupt timer
- Software timer
- User software controlled hardware timer
- RTOS controlled hardware timer
- UP/DOWN count action timer
- One-shot timer (No reload after overflow and finished states)

## **16. Define RTC**

RTC Stands for Real Time Systems. Once the system starts, do not stop/reset and the count value cannot be reloaded.

## **17. What is I2C?**

Inter- Integrated Circuit (2-wire/line protocol) which offers synchronous communication.  
Standard speed: 100Kbps and High speed: 400 Kbps

**18. What are the bits in I2C corresponding to?**

SDA - Serial Data Line and SCL - Serial Clock line

**19. What is a CAN bus? Where is it used?**

CAN stands for Controller Area Network. Serial line, bi-directional bus used in automobiles.  
Operates at the rate of 1Mbps.

**20. What is USB? Where is it used?**

USB - Universal Serial Bus

Operating speed - upto 12 Mbps in fast mode and 1.5Mbps in low-speed mode.

**21. What are the features of the USB protocol?**

A device can be attached, configured and used, reset, reconfigured and used, detached and reattached, share the bandwidth with other devices.

**22. What are the four types of data transfer used in USB?**

- Controlled transfer
- Bulk transfer
- Interrupt driven data transfer
- Iso-synchronous transfer

**23. Explain briefly about PCI and PCI/X buses.**

- Used for most PC based interfacing
- Provides superior throughput than EISA
- Platform-independent
- Clock rate is nearest to sub-multiples of system clock.

**24. Mention some advanced bus standard protocols;**

1. GMII (Gigabit Ethernet MAC Interchange Interface)
2. XGMI (10 Gigabit Ethernet MAC Interchange Interface)
3. CSIX-1 6.6 Gbps
4. Rapid IO interconnect specification v1.1 at 8 Gbps

**25. What do you meant by high speed device interfaces?**

Fail-over clustering would not be practical without some way for the redundant servers to access remote storage devices without taking a large performance hit, as would occur if these devices were simply living on the local network. Two common solutions to this problem are double ended SCSI and fibre-channel.

## UNIT 4

**1. Define process.**

A process is a program that performs a specific function.

**2. Define task and Task state.**

A task is a program that is within a process. It has the following states:

1. Ready
2. Running
3. Blocked
4. Idle

**3. Define (TCB)**

The TCB stands for Task Control Block which holds the control of all the tasks within the block. It has separate stack and program counter for each task.

#### **4. What is a thread?**

A thread otherwise called a lightweight process (LWP) is a basic unit of CPU utilization, it comprises of a thread id, a program counter, a register set and a stack. It shares with other threads belonging to the same process its code section, data section, and operating system resources such as open files and signals.

#### **5. What are the benefits of multithreaded programming?**

The benefits of multithreaded programming can be broken down into four major categories:

- Responsiveness
- Resource sharing
- Economy
- Utilization of multiprocessor architectures

#### **6. Compare user threads and kernel threads.**

User threads    Kernel threads

User threads are supported above the kernel and are implemented by a thread library at the user level. Kernel threads are supported directly by the operating system. Thread creation & scheduling are done in the user space, without kernel intervention. Therefore they are fast to create and manage. Thread creation, scheduling and management are done by the operating system. Therefore they are slower to create & manage compared to user threads. Blocking system call will cause the entire process to block. If the thread performs a blocking system call, the kernel can schedule another thread in the application for execution.

#### **7. Define RTOS.**

A real-time operating system (RTOS) is an operating system that has been developed for realtime.

Applications. It is typically used for embedded applications, such as mobile telephones, industrial robots, or scientific research equipment.

#### **8. Define task and task rates.**

An RTOS facilitates the creation of real-time systems, but does not guarantee that they are real-time; this requires correct development of the system level software. Nor does an RTOS necessarily have high throughput — rather they allow, through specialized scheduling algorithms and deterministic behavior, the guarantee that system deadlines can be met. That is, an RTOS is valued more for how quickly it can respond to an event than for the total amount of work it can do. Key factors in evaluating an RTOS are therefore maximal interrupt and thread latency.

### **9. Define CPU scheduling.**

CPU scheduling is the process of switching the CPU among various processes. CPU scheduling is the basis of multi-programmed operating systems. By switching the CPU among processes, the operating system can make the computer more productive.

### **10. Define Synchronization.**

Message passing can be either blocking or non-blocking. Blocking is considered to be synchronous and non-blocking is considered to be asynchronous.

### **11. Define Inter process communication.**

Inter-process communication (IPC) is a set of techniques for the exchange of data among multiple threads in one or more processes. Processes may be running on one or more computers connected by a network. IPC techniques are divided into methods for message passing, synchronization, shared memory, and remote procedure calls (RPC). The method of IPC used may vary based on the bandwidth and latency of communication between the threads, and the type of data being communicated.

### **12. Define Semaphore.**

A semaphore ‘S’ is a synchronization tool which is an integer value that, apart from initialization, is accessed only through two standard atomic operations; wait and signal. Semaphores can be used to deal with the n-process critical section problem. It can be also used to solve various synchronization problems.



The classic definition of 'wait'

```
wait (S){  
while (S<=0)  
;  
S--;  
}
```

The classic definition of 'signal'

```
signal (S){  
S++;  
}
```

### **13. What is a semaphore?**

Semaphores -- software, blocking, OS assistance solution to the mutual exclusion problem basically a non-negative integer variable that saves the number of wakeup signals sent so they are not lost if the process is not sleeping another interpretation we will see is that the semaphore value represents the number of resources available.

### **15. Give the semaphore related functions.**

A semaphore enforces mutual exclusion and controls access to the process critical sections. Only one process at a time can call the function fn.

SR Program: A Semaphore Prevents the Race Condition.

SR Program: A Semaphore Prevents Another Race Condition.

### **16. When the error will occur when we use the semaphore?**

- i. When the process interchanges the order in which the wait and signal operations on the semaphore mutex.
- ii. When a process replaces a signal (mutex) with wait (mutex).
- iii. When a process omits the wait (mutex), or the signal (mutex), or both.

### **17. Differentiate counting semaphore and binary semaphore.**

Binary Semaphore:

The general-purpose binary semaphore is capable of addressing the requirements of both forms of task coordination: mutual exclusion and synchronization.

A binary semaphore can be viewed as a flag that is available (full) or unavailable (empty).

Counting semaphores are another means to implement task synchronization and mutual exclusion.

Counting Semaphore:

The counting semaphore works like the binary semaphore except that it keeps track of the number of times a semaphore is given. Every time a semaphore is given, the count is incremented; every time a semaphore is taken, the count is decremented. When the count reaches zero, a task that tries to take the semaphore is blocked. As with the binary semaphore, if a semaphore is given and a task is blocked, it becomes unblocked. However, unlike the binary semaphore, if a semaphore is given and no tasks are blocked, then the count is incremented. This means that a semaphore that is given twice can be taken twice without blocking.

### **18. What is priority inheritance?**

Priority inheritance is a method for eliminating priority inversion problems. Using this programming method, a process scheduling algorithm will increase the priority of a process to the maximum priority of any process waiting for any resource on which the process has a resource lock.

### **19. Define Message Queue.**

A message queue is a buffer managed by the operating system. Message queues allow a variable number of messages, each of variable length, to be queued. Tasks and ISRs can send messages to a message queue, and tasks can receive messages from a message queue (if it is nonempty). Queues can use a FIFO (First In, First Out) policy or it can be based on priorities.

Message queues provide an asynchronous communications protocol.

## **20. Define Mailbox and Pipe.**

A mailboxes are software-engineering components used for interprocess communication, or for inter-thread communication within the same process. A mailbox is a combination of a semaphore and a message queue (or pipe).

Message queue is same as pipe with the only difference that pipe is byte oriented while queue can be of any size.

## **21. Define Socket.**

A socket is an endpoint for communications between tasks; data is sent from one socket to another.

## **22. Define Remote Procedure Call.**

Remote Procedure Calls (RPC) is a facility that allows a process on one machine to call a procedure that is executed by another process on either the same machine or a remote machine. Internally, RPC uses sockets as the underlying communication mechanism.

## **23. . Define thread cancellation & target thread.**

The thread cancellation is the task of terminating a thread before it has completed. A thread that is to be cancelled is often referred to as the target thread. For example, if multiple threads are concurrently searching through a database and one thread returns the result, the remaining threads might be cancelled.

## **27. What are the different ways in which a thread can be cancelled?**

Cancellation of a target thread may occur in two different scenarios:

- Asynchronous cancellation: One thread immediately terminates the target thread is called asynchronous cancellation.
- Deferred cancellation: The target thread can periodically check if it should terminate, allowing the target thread an opportunity to terminate itself in an orderly fashion.

### **28. What is preemptive and non-preemptive scheduling?**

- Under non-preemptive scheduling once the CPU has been allocated to a process, the process keeps the CPU until it releases the CPU either by terminating or switching to the waiting state.
- Preemptive scheduling can preempt a process which is utilizing the CPU in between its execution and give the CPU to another process.

### **29. What is a Dispatcher?**

The dispatcher is the module that gives control of the CPU to the process selected by the short-term scheduler. This function involves:

- Switching context
- Switching to user mode
- Jumping to the proper location in the user program to restart that program.

### **30. What is dispatch latency?**

The time taken by the dispatcher to stop one process and start another running is known as dispatch latency.

### **31. What are the various scheduling criteria for CPU scheduling?**

The various scheduling criteria are

- CPU utilization
- Throughput
- Turnaround time
- Waiting time
- Response time

### **32. Define throughput?**

Throughput in CPU scheduling is the number of processes that are completed per unit time. For long processes, this rate may be one process per hour; for short transactions, throughput might be 10 processes per second.

### **33. What is turnaround time?**

Turnaround time is the interval from the time of submission to the time of completion of a process. It is the sum of the periods spent waiting to get into memory, waiting in the ready queue, executing on the CPU, and doing I/O.

### **34. Define race condition.**

When several process access and manipulate same data concurrently, then the outcome of the execution depends on particular order in which the access takes place is called race condition. To avoid race condition, only one process at a time can manipulate the shared variable.

### **35. What is critical section problem?**

Consider a system consists of 'n' processes. Each process has segment of code called a critical section, in which the process may be changing common variables, updating a table, writing a file. When one process is executing in its critical section, no other process can allowed executing in its critical section.

### **36. What are the requirements that a solution to the critical section problem must satisfy?**

The three requirements are

- Mutual exclusion
- Progress
- Bounded waiting

### **37. Define deadlock.**

A process requests resources; if the resources are not available at that time, the process enters a wait state. Waiting processes may never again change state, because the resources they have requested are held by other waiting processes. This situation is called a deadlock.

38. What are conditions under which a deadlock situation may arise?

A deadlock situation can arise if the following four conditions hold simultaneously in a system:

1. Mutual exclusion
2. Hold and wait
3. No pre-emption
4. Circular wait

**39. What are the various shared data operating system services?**

- explain how operating systems provide abstraction from the computer hardware.
- describe the meaning of processes, threads and scheduling in a multitasking operating system.
- describe the role of memory management explaining the terms memory swapping, memory paging, and virtual memory.
- contrast the way that MS-DOS and unix implement file systems compare the design of

**UNIT V**

**1. Name any two important RTOS.**

1. MicroC/OS II
2. VxWorks

**2. What is sophisticated multitasking embedded system?**

Multitasking provides the fundamental mechanism for an application to control and react to multiple, discrete real-world events. Multitasking creates the appearance of many threads of execution running concurrently when, in fact, the kernel interleaves their execution on the basis of a scheduling algorithm.

**3. Explain multi task and their functions in embedded system.**

This system implements cooperative and time-sliced multitasking, provides resource locking and mailbox services, implements an efficient paged memory manager, traps and reports errors, handles interrupts, and auto starts your application at system startup. By following some simple coding practices as shown in the documented coding examples, you can take advantage of these sophisticated features without having to worry about the implementation

details.

#### **4. Name any two queue related functions for the inter task communications.**

Queue related functions includes

Creating a queue for an IPC,

Waiting for an IPC message at a queue,

Emptying the Queue and Eliminating All the Message pointers,

Sending a message-pointer to the Queue,

Sending a message pointer and inserting at the Queue Front and Querying to Find the Message and Error Information for the Queue ECB.

To connect a message queue, or create it if it doesn't exist. The call to accomplish this is the `msgget()` system call:

```
int msgget(key_t key, int msgflg);
```

`msgget()`: returns the message queue ID on success, or -1 on failure (and it sets `errno`, of course.) The first, `key` is a system-wide unique identifier describing the queue you want to connect to (or create). Every other process that wants to connect to this queue will have to use the same key.

#### **5. Name any two mailbox related functions.**

#### **6. Give the function for sending a queue.**

Each message is made up of two parts, which are defined in the template structure `struct msgbuf`, as defined in `sys/msg.h`:

```
struct msgbuf {  
    long mtype;  
    char mtext[1];  
};
```

The field `mtype` is used later when retrieving messages from the queue, and can be set to any positive number. `mtext` is the data this will be added to the queue

#### **7. Give a function for receiving a message from a queue**

A call to `msgrcv()` that would do it looks something like this:

```
#include
key_t key;
int msqid;
struct pirate_msgbuf pmb; /* where L'Olonais is to be kept */
key = ftok("/home/beej/somefile", 'b');
msqid = msgget(key, 0666 | IPC_CREAT);
msgrcv(msqid, &pmb, sizeof(pmb), 2, 0); /* get him off the queue! */
```

### **8. Give the steps to destroy a message queue.**

There are two ways:

1. Use the Unix command `ipcs` to get a list of defined message queues, then use the command `ipcrm` to delete the queue.
2. Write a program to do it for you

### **9. Give the needs for memory management.**

Each new model of computer seems to come with more main memory than the last, but, since the memory requirements of the software rise just as fast, memory is always a precious commodity, hence the need for memory management .

- Memory is allocated to a process when needed
- Memory is deallocated when no longer in use
- Swapping allows the total memory used by all the running processes to exceed main memory
- Virtual memory makes it possible to run a single program that uses more memory than the main memory (normally RAM) available on the system. Virtual memory is normally divided into pages.
- Programs refer to parts of memory using addresses. In a virtual memory system, these are virtual addresses

The virtual address is mapped onto physical addresses by a memory management unit (MMU)

### **10. Name some application for the VxWorks RTOS.**



1. Automobiles
2. Avionics
3. Consumer electronics
4. Medical devices
5. Military
6. Aerospace
7. Networking

**11. What are the various features of VxWorks?**

1. High performance
2. Host and target based development approach
3. Supports advanced processor architecture
4. Hard real-time applications

**12. What are the basic functions of VxWorks?**

1. System level functions
2. Task service functions
3. Task control functions
4. IPCs
5. Network and IO functions

**13. What are the task service functions supported by VxWorks?**

1. Task creation and activation distinct states.
2. Functions for the task creating, running, waiting, suspending and resuming, task pending cum suspending with and without timeouts.

**14. What are the different types of semaphores in vxworks? Which is the fastest?**

VxWorks supports three types of semaphores. Binary, mutual exclusion, and counting semaphores. Binary is the fastest semaphore.

**15. Name any four interrupt service functions supported by VxWorks?**

VxWorks runs interrupt service routines (ISRs) in a special context outside of any task's context. Thus, interrupt handling involves no task context switch.

### **16. What are VxWorks pipes?**

Pipes provide an alternative interface to the message queue facility that goes through the VxWorks I/O system. Pipes are virtual I/O devices managed by the driver pipeDrv. The routine pipeDevCreate( ) creates a pipe device and the underlying message queue associated with that pipe.

The call specifies the name of the created pipe, the maximum number of messages that can be queued to it, and the maximum length of each message: status = pipeDevCreate ("/pipe/name", max\_msgs, max\_length); The created pipe is a normally named I/O device. Tasks can use the standard I/O routines to open, read, and write pipes, and invoke ioctl routines.

### **17. What is signal servicing function?**

VxWorks supports a software signal facility. Signals asynchronously alter the control flow of a task. Any task or ISR can raise a signal for a particular task. The task being signaled immediately suspends its current thread of execution and executes the task specified signal handler routine the next time it is scheduled to run. The signal handler executes in the receiving task's context and makes use of that task's stack. The signal handler is invoked even if the task is blocked.

### **18. Define Micro C/OSII.**

Micro C/OSII (commonly termed uC/OSII or mC/OS-II), is a low-cost priority-based preemptive real time multitasking operating system kernel for microprocessors, mainly in the C programming language. It is mainly intended for use in embedded systems.

### **19. What are the task states in MICRO C/OS-II?**

Task states:

mC/OS-II is a multitasking operating system. Each task is an infinite loop and can be in any one of the following 5 states:

1. Dormant

2. Ready
3. Running
4. Waiting
5. ISR

**20. What are the 2 source files in Micro C/OS-II?**

1. Preprocessor dependent source file
2. Preprocessor independent source file

**21. What are the basic functions of MUCOS?**

- System level: OS initiate, start, system timer set, ISR enter and exit
- Task service function: create, run, suspend, resume
- Task delay
- Memory allocation and partitioning
- IPCs, mailbox and queues